Appendix File Extensions Reference File .ATR .BAK .CHP .CHS

The Datasheet Archive - 100 Million Datasheets from 7500 Manufacturers.

Appendix File Extensions Reference File .ATR .BAK .CHP .CHS

Datasheet Thumbnail

Top Searches for this datasheet

Appendix File Extensions
Appendix File Extensions Reference
File
.ATR .BAK .CHP .CHS .DTB .EDI .EDIF .EDO .ERR
Created
SpDE Back Annotation Turbo Writer SpDE File-Save SpDE File-Save SpDE Back Annotation Synopsys, Cadence, Synopsys, Cadence, SpDE Back Annotation Design Entry Tools SpDE Back Annotation SpDE File-Export Silos Waveform Viewer File-Save VL2SPDE Simulator Setup Dialog Simulator Setup Dialog SpDE- Program Part
Used
Navigator Back Annotate User SpDE File-Open SpDE File-Open Viewlogic Netlister SpDE File-Import EDIF SpDE File-Import EDIF Various Simulators User
Description
text file describing design attributes Backup last edited file. Text file representing placed routed design Encrypted file representing placed routed design Delay file Viewlogic Netlister EDIF Netlist File imported SpDE EDIF Netlist File imported SpDE UNIX platform EDIF File generated SpDE interface with various simulators Error file Consistency Check command Schematic Editor Navigator QuickLogic delay scaling information File Data programmers. Must zipped with PKZIP 1.01 Simulation Binary File representing simulation data Text file representing equivalencies ViewLogic Simulator Command File Post-Layout Simulation Simulator Command File Pre-Layout Simulation Text file describing programming problems
.LOF .LOG .NAM .NEQ .POS .PRE .PRG
Intergraph Simulation Data Unisite System Software User Navigator Review Results SPDE2VL Silos Silos User
Appendix
QuickTools Users Guide
File
.PRH .PRQ .PRV .QCF
Created
Netlister Synplify-Lite Netlister Path Analyzer (clicking Tools after entering constraints) Various design entry packages Synplify-Lite User Netlister Path Analyzer SpDE Info Report File User Netlister SpDE Back-Annotation Schematic Editor SpDE Back Annotation Silos SpDE Setup Simulation Options Synplify-Lite Syntax Checker Symbol Editor, Symbol Creator User, Turbo Writer Waveform Editor, Turbo Writer, User Navigator File-Save User, Netlister
Used
Synplify-Lite Synplify-Lite Synplify-Lite SpDE Import
Description
Synplicity project file(VHDL) Synplicity default project file Synplicity project file (VERILOG) Save file path constraints used next design iteration.
.QDF .QDS .QEQ .QRP .QSC .RPT .SCP .SCH .SDF .SIM .SPD .SPJ .SRR .SYM
SpDE Import QDIF SpDE Netlister User Path Analyzer User Synplify-Lite Synplify-Lite Navigator Silos III, Other Simulators Waveform Viewer User (Silos III) User, Turbo Writer Navigator VHDL simulator Silos
QuickLogic's textual netlist format Synplify-Lite QuickLogic output file QuickBoolean Equations must have symbol file (.SYM) well QuickBoolean Errors Warnings Path Analyzer Script File Detailed report file based design loaded into SpDE Synthesis Properties file Automatically generated synthesis properties file. Binary Schematic File Standard Delay Format file Verilog simulation Simulation results SpDE session (Silos III) project file Syntax Error File Automatic Error crossprobing Turbo Writer Binary Symbol file VHDL test bench Verilog Test-Fixture (Input Stimulus)
.TRE
Navigator Silos Simulator, Synplify-Lite
Text file hold attributes assigned Navigator Verilog Design and/or Pre-Layout Simulation File
Appendix
Appendix File Extensions
File
Created
SpDE-Import VHDL Back Annotation Synplify-Lite, Netlister User, Netlister Netlister SpDE back annotation SpDE Back Annotation Netlister Waveform Viewer Netlister Waveform Editor Netlister Waveform Editor PKZIP (SpDE FileExport LOF)
Used
Silos other Verilog simulator SpDE Back Annotation tool Synplify-Lite, VHDL simulator SpDE back annotation VHDL simulator QuickLogic's Viewlogic Interface Waveform Viewer Waveform Editor Waveform Editor Data Unisite
Description
Structural Verilog Simulation Netlist Pre-Layout after Import VHDL, Post-Layout after Back Annotation Verilog File Header Information (port lists signals) VHDL pre-layout netlist VHDL back-annotated header file VITAL-VHDL post-layout netlist with party VHDL simulator. Intermediate file back annotation Viewsim Simulator Text file listing waveforms display Waveform Viewer simulation Text file describing input stimulus Text file describing Waveforms screen Waveform Editor Zipped version SpDE file. Requires PKZIP ver1.01 Unisite.
.VHD .VHH .VHQ .WAV .WDL .WET .ZIP
Appendix
QuickTools Users Guide
Appendix

Appendix File Extensions Reference File .ATR .BAK .CHP .CHS

Top Searches for this datasheet

Other recent searches