The Datasheet Archive - 100 Million Datasheets from 7500 Manufacturers.    


Datasheet Search Engine   
 
Part # or Description: • 5V RS232 Driver • 2SC5066* • "Real Time Clock" • "USB connector" • "blue led" 5mm • 10 watt zener diode • 2N3055* motorola
 
Search Tip: Try entering the part number only. Include a wildcard (eg. lm317* or 1n4148*)

 

 

Appendix QDIF File Format QuickLogic Data Interchange Format (QDI


Datasheet Thumbnail

  

Download PDF



Top Searches for this datasheet



Appendix QDIF File Format
Appendix QDIF File Format
QuickLogic Data Interchange Format (QDIF) been fully specified implemented. QDIF provides open access framework SpDE additional user third-party tools. SpDE single ASCII file format which serves read write interface other systems. While there many sections QDIF format, netlist portion QDIF very simple; only netlist portion QDIF needs created SpDE going used place route.
Sections
Library section-the library describes each gate type used netlist terms implemented pASIC macro cell. example, input gate used several places user's design, implementation gate pASIC macro cell described here once. Logical section-the logical section describes each instance gates described Library section, these gates interconnected. there three gates user's design, each will described here, along with information about nets connected them.
These sections need created SpDE read netlist.
Syntax
netlist sections describe design terms gates, nets, terms, cells, ports. gate: instance logic gate, such gate multiplexer. Gates often referred symbols instances schematics. term: terminal gate. Terminals connection points gates nets. Terminals often referred pins symbols schematics. net: nets interconnect gates, usually referred wires schematics. cell: cells pASIC part. Cells locations physical part where gates implemented. Types cells include BIDIR, INPUT, CLOCK cells, LOGIC cells which fill interior chip. port: ports inputs outputs cells physical chip. library section describes gate types terms implementation cells. This done defining which ports associated with which terms gate. Appendix
QuickWorks Users Guide
Identifiers
Identifiers (Net names, Instance names) must begin with alpha character. This followed printable ASCII characters from 0x21 through 0x7e Space, newline token separators. Identifiers case sensitive limited characters length. comment character available. input from comment character newline ignored.
Keywords
syntax keywords give structure. Keywords either case. However, requirement here somewhat different from programming language where user identifiers cannot conflict with keywords. cannot restrict user choice names design objects such gates, terminals, nets, etc. meet this need, keyword acceptable object name. syntax carefully designed there ambiguities.
Supply Nets
Supply nets restricted reserved names "VCC" "GND".
Object Count
syntax includes count objects before objects themselves appear. This allows readers operate efficiently single pass. Writers have traverse data twice order supply this information.
Example
Figure 35-1 simple circuit illustrate post-layout QDIF file. Instance names shown above each macro, names shown above each net.
Figure 35-1: Circuit QDIF Example
Appendix
Appendix QDIF File Format
Appendix
QuickWorks Users Guide
Appendix

Other recent searches


SN74CBT3306C - SN74CBT3306C   SN74CBT3306C Datasheet
P032N - P032N   P032N Datasheet
FDP8N50NZF - FDP8N50NZF   FDP8N50NZF Datasheet
ARR01C120 - ARR01C120   ARR01C120 Datasheet
1N5148A - 1N5148A   1N5148A Datasheet

 

Privacy Policy | Disclaimer
© 2012 Datasheet Archive