Translation Existing ASIC Designs Introduction only been last yea

The Datasheet Archive - 100 Million Datasheets from 7500 Manufacturers.

Translation Existing ASIC Designs Introduction only been last yea

Datasheet Thumbnail

Top Searches for this datasheet

CMOS ASIC
Translation Existing ASIC Designs
Introduction only been last years that designers users application specific integrated circuits (ASIC) have been able obtain additional sources these types integrated circuits. introduction design synthesis software companies made task converting from ASIC vendor's library into another's, feasible task even most dense designs. user application specific integrated circuit desires flexibility security offered having multiple sources what often system components, user requires improvement performance offered advanced process technologies, have easy path satisfy their needs. That path Atmel's Design Translation ASIC design flow, shown Figure Design Translation flow highlights major steps that taken converting netlist into Atmel's gate array cells, verifying translation, performing layout realizing desired circuit performance, fabricating testing resulting silicon product. This application note describes types data required from ASIC user process steps followed Atmel successfully translate existing ASIC
design, presents results translation efforts. first effort where Atmel device performance required match that original ASIC. second translation where improved performance Atmel's device required. process been proven through successful translation designs from such vendors Logic, NEC, Fujitsu, Oki, into series gate array family. Process Simply stated, Design Translation process maps cells from original design into cells contained Atmel's cell library. These cells equivalent primitives soft macros which include several primitives. choice Atmel cell will depend upon required performance objective, and, some instances, hard macros created replace soft macros achieve performance goals design. Once mapping complete, process follows Atmel's normal ASIC design flow, including cell placement routing, resimulation using Atmel's "golden" simulator, comparison predicted versus desired performance and, after approval design user, tape prototype fabrication.
ASIC Design Translation Application Note
0074F
7-89
Database Required ASIC design accomplished variety platforms, with variety software tools some open, some proprietary. Designs completed using generic and/or vendor-specific library cells well. This level flexibility available ASIC designer does hinder translation effort. Most design tools capable providing netlist EDIF (EDIF 2.0.0) format. Other netlist formats which acceptable Atmel listed below: Cadence- Verilog-XLTM, EDIF 2.0.0 Logic NDLMentor- MIFSynopsys- EDIF Viewlogic- EDIF 2.0.0
addition netlist original design, several other pieces information needed successfully translate design. Also required are: description original design library Functional test vectors, print-on-change format Device specifications Identification critical and/or asynchronous paths "As-routed" delay data from original design make assessment whether desired performance match improvement been achieved, understanding starting point must reached. description original cell library, with functional timing information each cell, also essential definition starting point.
Figure Design Translation Flow
Customer
Data Base Acceptance Database Acceptance
Atmel
Netlist Translation, Simulation Verification
Atmel
Customer
Preliminary Design Review
Atmel
Physical Design
Atmel
Customer
Final Design Review
Atmel
Customer
Prototype Delivery
Atmel
7-90
CMOS ASIC
CMOS ASIC
sample parts original design provided, performance data actual silicon used help establish baseline. functional vector ASCII TSSI, print-onchange format) serves purposes. functional vector set, when converted into tester-specific format used conjunction with sample devices, provides mechanism establishing detailed performance attributes original design. These attributes, such maximum frequency, path timing performance, buffer characteristics name few, provide base cell buffer selection match improve design. Individual performance attributes also used input waveform comparison tool. This tool, using actual data functional test vectors, converted simulator format, permits Atmel designer determine when where timing mismatches occur adjust netlist accordingly. device specification provides information concerning required device pin-out, system loading each pin, desired performance, range operating conditions. Performance Matching first example ASIC translation presents results work performed military application, where interchangeability with original designs required. original design Logic series gate array approximately 5,000 gates. design asynchronous multiple clocks. Samples representing original designs were available outset were characterized supplement specification requirements. data
Figure Maximum Operating Frequency, 25°C,
25.0
Atmel
Clock Period (ns)
44.0
64.0 00.0 20.0 40.0 60.0
Strobe Point (ns)
7-91
presented direct comparison Logic Atmel silicon. Figure depicting maximum operating frequency constant temperature voltage, shows closely performance matched. Figures depict average performance nine critical paths, low-to-high
transitions, both function supply voltage temperature. finally, Figures depict rise fall time bidirectional buffers. performance match extremely close.
Figure Atmel Package Test Results Critical Paths, tPLH, +25°C
Atmel
tPLH (ns)
Supply Voltage (Volts)
7-92
CMOS ASIC
CMOS ASIC
customer performed extensive tester-based characterization qualification Atmel device insure that pin-for-pin compatible, drop-in replacement original Logic part. parts were then assembled onto boards tested again. Atmel parts were interchanged mixed matched boards. complete system evaluation performed tests Atmel parts proved equal superior gate array.
Figure Atmel Package Test Results Critical Paths, tPLH,
Atmel
tPLH (ns)
Temperature (°C)
7-93
Figure Output Rise Time, Bidirectional Buffer, 25°C, Load,
Atmel Only Both
Output Voltage (Volts)
Only
10.0 13.0 16.0 19.0
(ns)
22.0
25.0
28.0
Figure Output Fall Time, Bidirectional Buffer 25°C, Load,
Only
Output Voltage (Volts)
Both
Atmel Only
11.0
14.0
(ns)
17.0
20.0
23.0
7-94
CMOS ASIC
CMOS ASIC
Performance Improvement second example ASIC translation presents results work performed commercial application. This design required approximately 8,000 gates, completely synchronous, operating MHz. customer desired improvement performance MHz. achieve this speed, Atmel compared performance cells those original design, samples were available. This evaluation indicated that percent speed improvement could realized over existing design. Atmel also employed higher drive cells where appropriate further enhance performance. Extensive board level testing, performed customer, confirmed that Atmel implementation exceeded design goal over rated voltage temperature ranges. Atmel's CMOS Gate Array Design Manual provides more detailed information about gate arrays, design methodologies, individual cell timing, should used reference evaluating ASIC performance.
Cadence, Logic, Mentor, MIF, NDL, NEC, Oki, Synopsys, TDS, TSSI, Verilog-XL, Veritime Viewlogic registered trademarks others.
7-95
7-96
CMOS ASIC

Translation Existing ASIC Designs Introduction only been last yea

Top Searches for this datasheet

Other recent searches