Chopper-stabilized PGIA (Programmable Gain Instrumentation Amplifier,
|
|
|
Top Searches for this datasheet
CS5531/32/33/34 16-bit 24-bit ADCs with Ultra-low-noise PGIA
Chopper-stabilized PGIA (Programmable Gain Instrumentation Amplifier, 64x)
nV/Hz noise) Input Current with Gains
General Description
CS5531/32/33/34 highly integrated Analogto-Digital Converters (ADCs) which charge-balance techniques achieve 16-bit (CS5531/33) 24-bit (CS5532/34) performance. ADCs optimized measuring low-level unipolar bipolar signals weigh scale, process control, scientific, medical applications. accommodate these applications, ADCs come either two-channel (CS5531/32) four-channel (CS5533/34) devices include very noise chopper-stabilized instrumentation amplifier nV/Hz with selectable gains These ADCs also include fourth order modulator followed digital filter which provides twenty selectable output word rates 6.25, 7.5, 12.5, 100, 120, 200, 240, 400, 480, 800, 960, 1600, 1920, 3200, 3840 (MCLK 4.9152 MHz). ease communication between ADCs microcontroller, converters include simple three-wire serial interface which Microwire compatible with Schmitt Trigger input serial clock (SCLK). High dynamic range, programmable output rates, flexible power supply options makes these ADCs ideal solutions weigh scale process control applications. ORDERING INFORMATION page
VREFVD+
Delta-sigma Analog-to-digital Converter
Linearity Error: 0.0007% Noise Free Resolution: bits
Two- Four-channel Differential Scalable Input Span Calibration
differential ±2.5V
Scalable VREF Input: Analog Supply Simple Three-wire Serial Interface
SPIand MicrowireCompatible Schmitt Trigger Serial Clock (SCLK)
Calibration Registers Channel Selectable Word Rates: 6.25 3,840 Selectable Rejection Power Supply Configurations
+2.5 -2.5
VREF+
AIN1+ AIN1AIN2+ AIN2AIN3+ AIN3AIN4+ AIN4MUX
PGIA 1,2,4,8,16 32,64
DIFFERENTIAL ORDER MODULATOR
PROGRAMMABLE SINC FILTER SERIAL INTERFACE SCLK
(CS5533/34 SHOWN)
CLOCK GENERATOR CALIBRATION SRAM/CONTROL LOGIC
LATCH
A0/GUARD
OSC1
OSC2
DGND
Preliminary Product Information
http://www.cirrus.com
This document contains information product. Cirrus Logic reserves right modify this product without notice.
Copyright Cirrus Logic, Inc. 2005 (All Rights Reserved)
DS289F1
CS5531/32/33/34
TABLE CONTENTS
CHARACTERISTICS SPECIFICATIONS ANALOG CHARACTERISTICS.4 TYPICAL NOISE (NV), CS5531/32/33/34-AS TYPICAL NOISE FREE RESOLUTION(BITS), CS5532/34-AS TYPICAL NOISE (NV), CS5532/34-BS TYPICAL NOISE FREE RESOLUTION(BITS), CS5532/34-BS DIGITAL CHARACTERISTICS DIGITAL CHARACTERISTICS DYNAMIC CHARACTERISTICS ABSOLUTE MAXIMUM RATINGS SWITCHING CHARACTERISTICS GENERAL DESCRIPTION 2.1. Analog Input 2.1.1. Analog Input Span 2.1.2. Multiplexed Settling Limitations 2.1.3. Voltage Noise Density Performance 2.1.4. Offset 2.2. Overview Register Structure Operating Modes 2.2.1. System Initialization 2.2.2. Command Register Quick Reference 2.2.3. Command Register Descriptions 2.2.4. Serial Port Interface 2.2.5. Reading/Writing On-Chip Registers 2.3. Configuration Register 2.3.1. Power Consumption 2.3.2. System Reset Sequence 2.3.3. Input Short 2.3.4. Guard Signal 2.3.5. Voltage Reference Select 2.3.6. Output Latch Pins 2.3.7. Offset Gain Select 2.3.8. Filter Rate Select 2.3.9. Configuration Register Descriptions 2.4. Setting CSRs Measurement 2.4.1. Channel-Setup Register Descriptions 2.5. Calibration 2.5.1. Calibration Registers 2.5.2. Gain Register 2.5.3. Offset Register 2.5.4. Performing Calibrations 2.5.5. Self Calibration 2.5.6. System Calibration 2.5.7. Calibration Tips 2.5.8. Limitations Calibration Range 2.6. Performing Conversions 2.6.1. Single Conversion Mode 2.6.2. Continuous Conversion Mode 2.6.3. Examples Using CSRs Perform Conversions Calibrations 2.7. Using Multiple ADCs Synchronously 2.8. Conversion Output Coding 2.8.1. Conversion Data Output Descriptions 2.9. Digital Filter 2.10. Clock Generator 2.11. Power Supply Arrangements DS289F1
CS5531/32/33/34
2.12. Getting Started 2.13. Layout DESCRIPTIONS Clock Generator Control Pins Serial Data Measurement Reference Inputs Power Supply Connections SPECIFICATION DEFINITIONS ORDERING GUIDE PACKAGE DRAWINGS
LIST FIGURES
Figure Write Timing (Not Scale). Figure Read Timing (Not Scale). Figure Multiplexer Configuration Figure Input models AIN+ AIN- pins Figure Measured Voltage Noise Density. Figure CS5531/32/33/34 Register Diagram Figure Command Data Word Timing Figure Guard Signal Shielding Scheme Figure Input Reference Model when Figure Input Reference Model when Figure Self Calibration Offset Figure Self Calibration Gain Figure System Calibration Offset Figure System Calibration Gain Figure Synchronizing Multiple ADCs. Figure Digital Filter Response (Word Rate Sps) Figure Filter Magnitude Plot Figure Filter Phase Plot Figure Z-Transforms Digital Filters. Figure On-chip Oscillator Model. Figure CS5532 Configured with Single Supply Figure CS5532 Configured with ±2.5 Analog Supplies. Figure CS5532 Configured with Analog Supplies. Figure CS5532 Configured Thermocouple Measurement Figure Bridge with Series Resistors
LIST TABLES
Table Conversion Timing Single Mode Table Conversion Timing Continuous Mode. Table Command Byte Pointer Table Output Coding 16-bit CS5531 CS5533. Table Output Coding 24-bit CS5532 CS5534.
DS289F1
CS5531/32/33/34
CHARACTERISTICS SPECIFICATIONS
VA+, ±5%; VREF+ VA-, VREF-, DGND MCLK 4.9152 MHz; (Output Word Rate) Sps; Bipolar Mode; Gain (See Notes CS5531-AS/CS5533-AS Parameter Accuracy Linearity Error Missing Codes Bipolar Offset Unipolar Offset Offset Drift Bipolar Full Scale Error Unipolar Full Scale Error Full Scale Drift (Notes ±0.0015 640/G ±0.003 Unit Bits LSB16 LSB16 nV/°C ppm/°C
ANALOG CHARACTERISTICS
(Note
CS5532-AS/CS5534-AS Parameter Accuracy Linearity Error Missing Codes Bipolar Offset Unipolar Offset Offset Drift Bipolar Full Scale Error Unipolar Full Scale Error Full Scale Drift (Notes ±0.0015 640/G ±0.003
CS5532-BS/CS5534-BS ±0.0007 640/G ±0.0015 Unit Bits LSB24 LSB24 nV/°C ppm/°C
(Note
Notes: Applies after system calibration temperature within Specifications guaranteed design, characterization, and/or test. bits CS5531/33 bits CS5532/34. This specification applies device only does include effects external parasitic thermocouples. PGIA contributes offset drift, modulator contributes 640/G offset drift, where amplifier gain setting. Drift over specified temperature range after calibration power-up
DS289F1
CS5531/32/33/34
ANALOG CHARACTERISTICS
(See Notes Parameter Analog Input Common Mode Signal AIN+ AIN-Bipolar/Unipolar Mode Gain VAGain (Note Current AIN+ AINGain (Note Gain 1200 Input Current Noise Gain Gain Input Leakage when Off-Channel Isolation Open Circuit Detect Current Common Mode Rejection Gain Gain Input Capacitance Guard Drive Output Voltage Reference Input Range (VREF+) (VREF-) Current (Note Common Mode Rejection Input Capacitance System Calibration Specifications Full Scale Calibration Range Bipolar/Unipolar Mode Offset Calibration Range Bipolar Mode -100 Offset Calibration Range Unipolar Mode Unit (Continued)
(VA+)-(VA-)
pA/Hz pA/Hz
Notes: voltage analog inputs amplified PGIA, becomes Gain*(AIN+ AIN-)/2 differential outputs amplifier. addition input common mode signal requirements analog input pins, differential outputs amplifier must remain between (VA- (VA+ avoid saturation output stage. section data sheet which discusses input models. Input current AIN+ AIN- (with Gain VREF+ VREF- increase operated within VA-. This rough charge buffer being saturated under these conditions.
DS289F1
CS5531/32/33/34
ANALOG CHARACTERISTICS
(See Notes CS5531/32/33/34-AS Parameter Power Supplies Power Supply Currents (Normal Mode) Power Consumption IA+, IAID+ CS5532/34-BS Unit (Continued)
Normal Mode (Notes Standby Sleep
Power Supply Rejection (Note Positive Supplies Negative Supply
outputs unloaded. input CMOS levels. Power specified when instrumentation amplifier (Gain Analog supply current reduced approximately when instrumentation amplifier (Gain Tested with change VA-.
DS289F1
CS5531/32/33/34
TYPICAL NOISE (nV), CS5531/32/33/34-AS
(See notes Output Word Filter Rate (Sps) Frequency (Hz) 1.94 3.88 7.75 15.5 1,920 3,840 Instrumentation Amplifier Gain 1040 1480 1060 2090 1840 3650 5390 10800 21500
1390
2710
2070 2950 4170 7290 43000
4150 5890 8340 14600 86100
Notes: Wideband noise aliased into baseband. Referred input. Typical values shown Peak-to-Peak Noise multiply ranges output rates. Word rates -3dB points with When word rates -3dB points scale 5/6.
TYPICAL NOISE FREE RESOLUTION(BITS), CS5532/34-AS (See Notes
Output Word Filter Rate (Sps) Frequency (Hz) 1.94 3.88 7.75 15.5 1,920 3,840 Instrumentation Amplifier Gain
Noise Free Resolution listed Bipolar operation, calculated LOG((Input Span)/(6.6xRMS Noise))/LOG(2) rounded nearest bit. Unipolar operation, input span large, lost. input span calculated analog input span section data sheet. Noise Free Resolution table computed with value gain register. Values other than will scale noise, change Noise Free Resolution accordingly. "Noise Free Resolution" same "Effective Resolution". Effective Resolution based noise value, while Noise Free Resolution based peak-to-peak noise value specified times noise value. Effective Resolution calculated LOG((Input Span)/(RMS Noise))/LOG(2).
Specifications subject change without notice.
DS289F1
CS5531/32/33/34
TYPICAL NOISE (nV), CS5532/34-BS
(See notes Output Word Filter Rate (Sps) Frequency (Hz) 1.94 3.88 7.75 15.5 1,920 3,840 Notes: Instrumentation Amplifier Gain 1020 1450 1030 2060 1810 3620 5380 10800 21500
1360
2690
2050 2900 4110 7230 43000
4090 5810 8230 14500 86000
devices provide best noise specifications. Wideband noise aliased into baseband. Referred input. Typical values shown Peak-to-Peak Noise multiply ranges output rates. Word rates -3dB points with When word rates -3dB points scale 5/6.
TYPICAL NOISE FREE RESOLUTION(BITS), CS5532/34-BS
(See Notes Output Word Filter Rate (Sps) Frequency (Hz) 1.94 3.88 7.75 15.5 1,920 3,840 Instrumentation Amplifier Gain
Noise Free Resolution listed Bipolar operation, calculated LOG((Input Span)/(6.6xRMS Noise))/LOG(2) rounded nearest bit. Unipolar operation, input span large, lost. input span calculated analog input span section data sheet. Noise Free Resolution table computed with value gain register. Values other than will scale noise, change Noise Free Resolution accordingly. "Noise Free Resolution" same "Effective Resolution". Effective Resolution based noise value, while Noise Free Resolution based peak-to-peak noise value specified times noise value. Effective Resolution calculated LOG((Input Span)/(RMS Noise))/LOG(2). Specifications subject change without notice.
DS289F1
CS5531/32/33/34
DIGITAL CHARACTERISTICS (VA+, ±5%; VA-, DGND
Notes 22.) Parameter High-Level Input Voltage Low-Level Input Voltage High-Level Output Voltage Low-Level Output Voltage Input Leakage Current 3-State Leakage Current Digital Output Capacitance Pins Except SCLK SCLK Pins Except SCLK SCLK Iout -1.0 SDO, Iout -5.0 Iout SDO, Iout Symbol Cout (VD+) 0.45 (VA+) (VD+) (VA-) Unit
DIGITAL CHARACTERISTICS ±5%; 3.0V±10%; VA-, DGND
Notes 22.) Parameter High-Level Input Voltage Low-Level Input Voltage High-Level Output Voltage Low-Level Output Voltage Input Leakage Current 3-State Leakage Current Digital Output Capacitance Pins Except SCLK SCLK Pins Except SCLK SCLK Iout -1.0 SDO, Iout -5.0 Iout SDO, Iout Symbol Cout (VD+) 0.45 (VA+) (VD+) (VA-) Unit
measurements performed under static conditions.
DS289F1
CS5531/32/33/34
DYNAMIC CHARACTERISTICS
Parameter Modulator Sampling Rate Filter Settling Time (Full Scale Step Input) Single Conversion mode (Notes Continuous Conversion mode, 3200 Continuous Conversion mode, 3200 Symbol Ratio MCLK/16 1/OWRSC 5/OWRsinc5 3/OWR 5/OWR Unit
ADCs Sinc5 filter 3200 3840 output word rate (OWR) Sinc5 filter followed Sinc3 filter other OWRs. OWRsinc5 refers 3200 (FRS 3840 (FRS word rate associated with Sinc5 filter. single conversion mode only outputs fully settled conversions. Table more details about single conversion mode timing. OWRSC used here designate different conversion time associated with single conversions. continuous conversion mode outputs every conversion. This means that filter's settling time with full scale step input continuous conversion mode dictated OWR.
ABSOLUTE MAXIMUM RATINGS
(DGND Note 26.) Parameter Power Supplies (Notes Positive Digital Positive Analog Negative Analog (Notes (Note VREF pins Pins Symbol VAIIN IOUT VINR VINA VIND Tstg -0.3 -0.3 +0.3 (VA-) -0.3 (VA-) -0.3 -0.3 +6.0 +6.0 -3.75 (VA+) (VA+) (VD+) Unit
Input Current, Except Supplies Output Current Power Dissipation Analog Input Voltage Digital Input Voltage Ambient Operating Temperature Storage Temperature Notes:
voltages with respect ground. must satisfy {(VA+) (VA-)} +6.6 must satisfy {(VD+) (VA-)} +7.5 Applies pins including continuous overvoltage conditions analog input (AIN) pins. Transient current will cause latch-up. Maximum input current power supply Total power dissipation, including input currents output currents.
WARNING: Operation beyond these limits result permanent damage device. Normal operation guaranteed these extremes. DS289F1
CS5531/32/33/34
SWITCHING CHARACTERISTICS
(VA+ ±5%; -2.5V±5% ±10% ±5%;DGND Levels: Logic Logic VD+; Figures Parameter Master Clock Frequency Master Clock Duty Cycle Rise Times (Note Digital Input Except SCLK SCLK Digital Output (Note Digital Input Except SCLK SCLK Digital Output XTAL 4.9152 (Note trise (Note External Clock Crystal Oscillator Symbol MCLK 4.9152 Unit
Fall Times
tfall
Start-up Oscillator Start-up Time Serial Port Timing Serial Clock Frequency Serial Clock Write Timing Enable Valid Latch Clock Data Set-up Time prior SCLK rising Data Hold Time After SCLK Rising SCLK Falling Prior Disable Read Timing Data Valid SCLK Falling Data Rising Hi-Z Pulse Width High Pulse Width SCLK tost
Notes: Device parameters specified with 4.9152 clock. Specified using points waveform interest. Output loaded with Oscillator start-up time varies with crystal parameters. This specification does apply when using external clock source.
DS289F1
CS5531/32/33/34
Figure Write Timing (Not Scale)
Figure Read Timing (Not Scale)
DS289F1
CS5531/32/33/34
GENERAL DESCRIPTION
CS5531/32/33/34 highly integrated Analog-to-Digital Converters (ADCs) which charge-balance techniques achieve 16-bit (CS5531/33) 24-bit (CS5532/34) performance. ADCs optimized measuring low-level unipolar bipolar signals weigh scale, process control, scientific, medical applications. accommodate these applications, ADCs come either two-channel (CS5531/32) fourchannel (CS5533/34) devices include very noise chopper-stabilized programmable gain instrumentation amplifier (PGIA, nV/Hz with selectable gains These ADCs also include fourth order modulator followed digital filter which provides twenty selectable output word rates 6.25, 7.5, 12.5, 100, 120, 200, 240, 400, 480, 800, 960, 1600, 1920, 3200, 3840 Samples second (MCLK 4.9152 MHz). ease communication between ADCs micro-controller, converters include simple three-wire serial interface which Microwire compatible with Schmitt Trigger input serial clock (SCLK). 2.1. Analog Input Figure illustrates block diagram CS5531/32/33/34. front consists multiplexer, unity gain coarse/fine charge input buffer, programmable gain chopper-stabilized instrumentation amplifier. unity gain buffer activated time conversions performed with gain instrumentation amplifier activated time conversions performed with gain settings greater than one. unity gain buffer designed accommodate rail rail input signals. common-mode plus signal range unity gain buffer amplifier VA+. Typical (sampling) current unity gain buffer amplifier about (MCLK 4.9152 MHz, Figure instrumentation amplifier chopper stabilized operates with chop clock frequency
VREF+ AIN2+ AIN2AIN1+ AIN1CS5531/32 AIN4+ AIN4* AIN1+ AIN1CS5533/34 INX1
1000
VREFX1
XGAIN
1000
Differential Order
Modulator
Sinc Digital Filter
Programmable Sinc3 Digital Filter
Serial Port
GAIN gain setting PGIA (i.e.
Figure Multiplexer Configuration
DS289F1
CS5531/32/33/34
MCLK/128. (sampling) current into instrumentation amplifier typically 1200 over -40°C +85°C (MCLK=4.9152 MHz). common-mode plus signal range instrumentation amplifier (VA-) (VA+) Figure illustrates input models amplifiers. dynamic input current each pins determined from models shown. applied VREF+ VREF- pins part. section 2.3.5 more details. After reset, unity gain buffer engaged. With 2.5V reference this would make full scale input range default activating instrumentation amplifier (i.e. gain setting other than using gain setting full scale input range quickly 2.5/32 about Note that these input ranges assume calibration registers their default values (i.e. Gain Offset 0.0).
2.1.2. Multiplexed Settling Limitations
fVos
Gain
MCLK Fine Coarse
Gain
fVos MCLK
settling performance CS5531/32/33/34 multiplexed applications affected single-pole low-pass filter which follows instrumentation amplifier (see Figure achieve data sheet settling linearity specifications, recommended that capacitor used. Capacitors type capacitors also used with some minor increase distortion signals.
2.1.3. Voltage Noise Density Performance
Figure Input models AIN+ AIN- pins
Figure illustrates measured voltage noise density versus frequency from 0.01 CS5532-BS. device powered with ±2.5 supplies, using OWR, gain range, bipolar mode, with input short enabled.
Note:
C=3.9pF 14pF capacitors input current modeling only. physical input capacitance `Input Capacitance' specification under Analog Characteristics.
Gain
2.1.1. Analog Input Span
full scale input signal that converter digitize function gain setting reference voltage connected between VREF+ VREF- pins. full scale input span converter ((VREF+) (VREF-))/(GxA), where gain amplifier Voltage Reference Select bit, must according differential volt14
0.01
Frequency (Hz)
Figure Measured Voltage Noise Density
2.1.4. Offset
offset included CS553X family because high dynamic range conDS289F1
CS5531/32/33/34
verter eliminates need one. offset register manipulated user mimic function desired. 2.2. Overview Register Structure Operating Modes CS5531/32/33/34 ADCs have on-chip controller, which includes number user-accessible registers. registers used hold offset gain calibration results, configure chip's operating modes, hold conversion instructions, store conversion data words. Figure depicts block diagram on-chip controller's internal registers. Each converters 32-bit registers function offset gain calibration registers each channel. converters with channels have offset gain calibration registers, converters with four channels have four offset four gain calibration registers. These registers hold calibration results. contents these registers
Offset Registers Offset Gain Registers Gain
read written user. This allows calibration data off-loaded into external EEPROM. user also manipulate contents these registers modify offset gain slope converter. converters include 32-bit configuration register which used setting options such power down modes, resetting converter, shorting analog inputs, enabling diagnostic test bits like guard signal. group registers, called Channel Setup Registers, used hold pre-loaded conversion instructions. Each channel setup register bits long, holds 16-bit conversion instructions referred Setups. Upon power these registers initialized system microcontroller with conversion instructions. user then instruct converter perform single multiple conversions calibrations with converter mode defined these Setups.
Channel Setup Registers Setup Setup Conversion Data Register Data
Offset
Gain
Offset
Gain
Setup Setup
Setup Setup
Offset
Gain
Read Only
Setup
Setup
Serial Interface
SCLK
Configuration Register
Power Save Select Reset System Input Short Guard Signal Voltage Reference Select Output Latch Output Latch Select Offset/Gain Select Filter Rate Select
Channel Select Gain Rate Unipolar/Bipolar Output Latch Delay Time Open Circuit Detect Offset/Gain Pointer
rite Only mand Register
Figure CS5531/32/33/34 Register Diagram
DS289F1
CS5531/32/33/34
Using single conversion mode, 8-bit command word written into serial port. command includes pointer bits which `point' 16-bit command Channel Setup Registers which executed. 16-bit Setups programmed perform conversion input channels converter. More than 16-bit Setups used same analog input channel. This allows user convert same signal with either different conversion speed, different gain range, other options available channel setup registers. Alternately, user registers perform different conversion conditions each input channels. ADCs also include continuous conversion capability. ADCs instructed continuously convert, referencing 16-bit command Setup. continuous conversions mode, conversion data words loaded into shift register. converter issues flag when conversion cycle completed user read register, need section Performing Conversions more details. following pages document initialize converter, perform offset gain calibrations, configure converter various conversion modes. Each bits configuration register Channel Setup Registers described. list examples follows description section. Also Command Register Quick Reference used decode valid commands (the first 8-bits into serial port).
2.2.1. System Initialization
followed SYNC0 command (0xFE hexadecimal). Note that this sequence initiated anytime reinitialize serial port. complete system initialization sequence, user must also perform system reset sequence which follows: Write logic into configuration register. This will reset calibration registers other logic (but serial port). valid reset will configuration register logic After writing logic wait microseconds, then write back logic While this involves writing entire word into configuration register, read only bit, therefore write configuration register will overwrite bit. After clearing back logic read configuration register check state this indicates that valid reset occurred. Reading configuration register clears back logic Completing reset cycle initializes on-chip registers following states:
Configuration Register: Offset Registers: Gain Registers: Channel Setup Registers: 00000000(H) 00000000(H) 01000000(H) 00000000(H)
Note:
CS5531/32/33/34 provide power-on-reset function. initialize ADCs, user must perform software reset resetting ADC's serial port with Serial Port Initialization sequence. This sequence resets serial port command mode accomplished transmitting least SYNC1 command bytes (0xFF hexadecimal),
Previous datasheets stated that would clear itself back logic therefore user required write back logic current data sheet instruction that requires user write into configuration register clear been added insure that cleared. Characterization across multiple lots silicon indicated some chips automatically reset logic configuration register, although reset function completed. This occurs only small number chips when supply negative with respect DGND. This caused operational issue customers because their start-up sequence includes writing word (with RS=0) into configuration register after performing
DS289F1
CS5531/32/33/34
reset. change reset sequence include writing back insures clearing event that user does write into configuration register after been set.
Configuration Register indicate valid reset occurred. should written back logic complete reset cycle. After system initialization reset,
on-chip controller initialized into command mode where waits valid command (the first 8-bits written into serial port shifted into command register). Once valid command received decoded, byte instructs converter either acquire data from transfer data internal register(s), perform conversion calibration. Command Register Descriptions section used decode valid commands.
DS289F1
CS5531/32/33/34
2.2.2. Command Register Quick Reference
D7(MSB) RSB2 RSB1 RSB0
NAME
Command Bit, Access Registers Arrays,
VALUE FUNCTION
Must logic these commands. These commands invalid this logic Ignore this function. Access respective registers, offset, gain, channel-setup, array registers. particular registers accessed determined bits. registers accessed first with physical channel accessed first followed physical channel next forth. CS1-CS0 provide address (four CS5533/34) physical input channels. These bits also used access calibration registers associated with respective physical input channel. Note that these bits ignored when reading data register. Write selected register. Read from selected register. Reserved Offset Register Gain Register Configuration Register Channel-Setup Registers Reserved Reserved CSRP1 CSRP0
D5-D4
Channel Select Bits, CS1-CS0
D2-D0
Read/Write, Register Select Bit, RSB3-RSB0
D7(MSB)
CSRP2
D5-D3
NAME
Command Bit, Multiple Conversions, Channel-Setup Register Pointer Bits, CSRP Conversion/Calibration Bits, CC2-CC0
VALUE FUNCTION
These commands invalid this logic Must logic these commands. Perform fully settled single conversions. Perform conversions continuously. These bits used pointers Channel-Setup registers. Either single conversion continuous conversions performed channel setup register pointed these bits. Normal Conversion Self-Offset Calibration Self-Gain Calibration Reserved Reserved System-Offset Calibration System-Gain Calibration Reserved
D2-D0
DS289F1
CS5531/32/33/34
2.2.3. Command Register Descriptions
READ/WRITE OFFSET CALIBRATION REGISTERS
D7(MSB)
Function:
These commands used access offset registers arrays.
Write selected registers. Read from selected registers.
(Read/Write)
READ/WRITE GAIN CALIBRATION REGISTERS
D7(MSB)
Function:
These commands used access gain registers arrays.
Write selected registers. Read from selected registers.
(Read/Write)
READ/WRITE CHANNEL-SETUP REGISTERS
D7(MSB)
Function:
These commands used access channel-setup registers arrays.
Write selected registers. Read from selected registers.
(Read/Write)
READ/WRITE INDIVIDUAL OFFSET REGISTER
D7(MSB)
Function:
These commands used access each offset register separately. decode registers accessed.
Write selected register. Read from selected register. Offset Register (All devices) Offset Register (All devices) Offset Register (CS5533/34 only) Offset Register (CS5533/34 only)
(Read/Write)
CS[1:0] (Channel Select Bits)
DS289F1
CS5531/32/33/34
READ/WRITE INDIVIDUAL GAIN REGISTER
D7(MSB)
Function:
These commands used access each gain register separately. decode registers accessed.
Write selected register. Read from selected register. Gain Register (All devices) Gain Register (All devices) Gain Register (CS5533/34 only) Gain Register (CS5533/34 only)
(Read/Write)
CS[1:0] (Channel Select Bits)
READ/WRITE INDIVIDUAL CHANNEL-SETUP REGISTER
D7(MSB)
Function:
These commands used access each channel-setup register separately. decode registers accessed.
Write selected register. Read from selected register. Channel-Setup Register (All devices) Channel-Setup Register (All devices) Channel-Setup Register (All devices) Channel-Setup Register (All devices)
(Read/Write)
CS[1:0] (Channel Select Bits)
READ/WRITE CONFIGURATION REGISTER
D7(MSB)
Function:
These commands used read from write configuration register.
Write selected register. Read from selected register.
(Read/Write)
DS289F1
CS5531/32/33/34
PERFORM CONVERSION
D7(MSB) CSRP2 CSRP1 CSRP0
Function:
These commands instruct perform either single, fully-settled conversion continuous conversions physical input channel pointed pointer bits (CSRP2 CRSP0) channel-setup register.
Perform single conversion. Perform continuous conversions. Setup (All devices) Setup (All devices) Setup (All devices) Setup (All devices) Setup (All devices) Setup (All devices) Setup (All devices) Setup (All devices)
(Multiple Conversions)
CSRP [2:0] (Channel Setup Register Pointer Bits)
DS289F1
CS5531/32/33/34
PERFORM CALIBRATION
D7(MSB) CSRP2 CSRP1 CSRP0
Function:
These commands instruct perform calibration physical input channel selected setup register which chosen command byte pointer bits (CSRP2 CSRP0).
Setup (All devices) Setup (All devices) Setup (All devices) Setup (All devices) Setup (All devices) Setup (All devices) Setup (All devices) Setup (All devices) Reserved Self-Offset Calibration Self-Gain Calibration Reserved Reserved System-Offset Calibration System-Gain Calibration Reserved
CSRP [2:0] (Channel Setup Register Pointer Bits)
[2:0] (Calibration Control Bits)
SYNC1
D7(MSB)
Function: SYNC0
D7(MSB)
Part serial port re-initialization sequence.
Function: NULL
D7(MSB)
serial port re-initialization sequence.
Function:
This command used clear port flag keep converter continuous conversion mode.
DS289F1
CS5531/32/33/34
2.2.4. Serial Port Interface
CS5531/32/33/34's serial interface consists four control lines: SDI, SDO, SCLK. Figure details command data word timing. Chip Select, control line which enables access serial port. tied low, port function three wire interface. SDI, Serial Data data signal used transfer data converters. SDO, Serial Data Out, data signal used transfer output data from converters. output will held high impedance time logic
SCLK, Serial Clock, serial bit-clock which controls shifting data from ADC's serial port. must held (logic before SCLK transitions recognized port logic. accommodate optoisolators SCLK designed with Schmitt-trigger input allow optoisolator with slower rise fall times directly drive pin. Additionally, capable sinking sourcing directly drive optoisolator LED. will have less than loss drive voltage when sinking sourcing
SCLK
Command Time SCLKs
Data Time SCLKs
Write Cycle
SCLK
Command Time SCLKs
Data Time SCLKs
Read Cycle
SCLK
Command Time SCLKs
MCLK /OWR Clock Cycles
SCLKs Clear Flag Data Conversion Cycle
time takes perform conversion. Single Conversion Continuous Conversion sections data sheet more details about conversion timing.
Data Time SCLKs
Figure Command Data Word Timing
DS289F1
CS5531/32/33/34
2.2.5. Reading/Writing On-Chip Registers 2.3.1. Power Consumption
CS5531/32/33/34's offset, gain, configuration, channel-setup registers readable writable while conversion data register read only. shown Figure write particular register user must transmit appropriate write command then follow that command bits data. example, write 0x80000000 (hexadecimal) physical channel one's gain register, user would first transmit command byte 0x02 (hexadecimal) followed data 0x80000000 (hexadecimal). Similarly, read particular register user must transmit appropriate read command then acquire bits data. Once register written read from, serial port returns command mode. addition accessing internal registers time, gain offset registers well channel setup registers accessed arrays (i.e. entire register accessed with command). CS5531/32, there gain offset registers, CS5533/34, there four gain offset registers. There four channel setup registers parts. example, write 0x80000000 (hexadecimal) four gain registers CS5533, user would transmit command 0x42 (hexadecimal) followed four iterations 0x80000000 (hexadecimal), (i.e. 0x42 followed 0x80000000, 0x80000000, 0x80000000, 0x80000000). registers written read from sequential order (i.e, followed Once registers written read from, serial port returns command mode. 2.3. Configuration Register ease architectural design simplify serial interface, configuration register thirtytwo bits long, however, only eleven thirty bits used. following sections detail bits configuration register.
CS5531/32/33/34 accommodate three power consumption modes: normal, standby, sleep. default mode, "normal mode", entered after power applied. this mode, CS5531/32/33/34-AS versions typically consume CS5532/34-BS versions typically consume other modes referred power save modes. They power down most analog portion chip stop filter convolutions. power save modes entered whenever power down (PDW) configuration register logic particular power save mode entered depends state (Power Save Select) bit. logic converter enters standby mode reducing power consumption standby mode leaves oscillator on-chip bias generator analog portion chip active. This allows converter quickly return normal mode once back logic both logic sleep mode entered reducing consumed power around Since this sleep mode disables oscillator, approximately oscillator start-up delay period required before returning normal mode. external clock used, there will delay. Further note that when chips used Gain mode, PGIA powered down. With PGIA powered down, power consumed normal power mode reduced approximately 1/2. Power consumption sleep standby modes affected amplifier setting.
2.3.2. System Reset Sequence
reset system (RS) permits user perform system reset. system reset initiated time writing logic configuration register. After been set, internal logic chip will initialized reset state. reset valid (RV) indicating that internal logic properly reset. cleared after configuration regisDS289F1
CS5531/32/33/34
read. on-chip registers initialized following default states:
Configuration Register: Offset Registers: Gain Registers: Channel Setup Registers: 00000000(H) 00000000(H) 01000000(H) 00000000(H)
buffer which reduces dynamic current demand external reference. reference's input buffer designed accommodate rail-to-rail (common-mode plus signal) input voltages. differential voltage between VREF+ VREF- voltage from analog supply (depending configured), however, VREF+ cannot above VREF- below VA-. Note that power supplies chip should established before reference voltage.
2.3.6. Output Latch Pins
After reset, should written back logic complete reset cycle. will return command mode where waits valid command. Also, only configuration register that when initiating reset (i.e. second write command needed other bits Configuration Register after been cleared).
2.3.3. Input Short
input short allows user internally ground inputs multiplexer. This useful function because allows user easily test grounded input performance eliminate noise effects external system components.
2.3.4. Guard Signal
guard signal that modifies function When set, this outputs common mode voltage instrumentation amplifier This feature useful when user wants connect external shield common mode potential instrumentation amplifier protect against leakage. Figure illustrates typical connection diagram guard signal.
2.3.5. Voltage Reference Select
A1-A0 pins ADCs mimic D21D20/D5-D4 bits channel-setup registers output latch select (OLS) logic (default). logic A1-A0 mimic output latch settings configuration register. These options give user choice allowing latch outputs change anytime different selected conversion, allow latch bits remain latched fixed state (determined configuration register bit) selections. either case, A1-A0 used control external multiplexers other logic functions outside converter. A1-A0 outputs sink source least recommended limit drive currents less than reduce self-heating chip. These outputs powered
voltage reference select (VRS) selects size sampling capacitor used sample voltage reference. should based upon magnitude reference voltage achieve optimal performance. Figures model effects reference's input impedance input current each setting. models show, reference includes coarse/fine charge
DS289F1
Figure Guard Signal Shielding Scheme
CS5531/32/33/34
Fine Coarse
Fine Coarse 14pF
VREF fVos
VREF
MCLK VREF
MCLK VREF
Figure Input Reference Model when
Figure Input Reference Model when
from VA-. Their output voltage will limited voltage logic VAfor logic
2.3.7. Offset Gain Select
2.3.8. Filter Rate Select
Offset Gain Select (OGS) used select source calibration registers when performing conversions calibrations. When `0', offset gain registers corresponding desired physical channel (CS1-CS0 selected Setup) will accessed. When `1', offset gain registers pointed OG1-OG0 bits selected Setup will accessed. This feature allows multiple calibration values (e.g. different gain settings) used single physical channel without having re-calibrate manipulate calibration registers.
Filter Rate Select (FRS) modifies output word rates converter allow either rejection when operating from 4.9152 crystal. cleared logic word rates corresponding filter characteristics selected (using Channel Setup Registers) from 7.5, 120, 240, 480, 960, 1920, 3840 when using 4.9152 clock. logic word rates corresponding filter characteristics scale factor 5/6, making selectable word rates 6.25, 12.5, 100, 200, 400, 800, 1600, 3200 when using 4.9152 clock. When using other clock frequencies, these selectable word rates will scale linearly with clock frequency that used.
DS289F1
CS5531/32/33/34
2.3.9. Configuration Register Descriptions
D31(MSB)
(Power Save Select)[31]
Standby Mode (Oscillator active, allows quick power-up). Sleep Mode (Oscillator inactive). Normal Mode Activate power save select mode. Normal Operation. Activate Reset cycle. System Reset Sequence datasheet text. Normal Operation System reset. This read only. cleared logic zero after configuration register read. Normal Input signal input pairs each channel disconnected from pins shorted internally. Normal Operation output latch. A0's output modified output common mode output voltage instrumentation amplifier (typically output latch select ignored when guard buffer activated. VREF [(VA+) (VA-)] VREF 2.5V latch bits will logic state these bits upon command word execution output latch select (OLS) set. Note that these logic outputs powered from VA-. When low, uses Channel-Setup Register source When set, uses Configuration Register source Must always logic Reserved future upgrades. Calibration registers used based CS1-CS0 bits referenced Setup. Calibration registers used based OG1-OG0 bits referenced Setup.
(Power Down Mode)[30]
(Reset System)[29]
(Reset Valid)[28]
(Input Short)[27]
(Guard Signal Bit)[26]
(Voltage Reference Select)[25]
A1-A0 (Output Latch bits)[24:23]
Output Latch Select, OLS[22]
(Not Used)[21] Offset Gain Select OGS[20]
DS289F1
CS5531/32/33/34
Filter Rate Select, FRS[19]
default output word rates. Scale output word rates their corresponding filter characteristics factor 5/6. Must always logic Reserved future upgrades.
(Not Used)[18:0]
2.4. Setting CSRs Measurement CS5531/32/33/34 have four Channel-Setup Registers (CSRs). Each contains 16-bit Setups which programmed user contain data conversion information such which physical channel will converted, what gain will channel converted, what word rate will channel converted, will output conversion unipolar bipolar, what will state output latch during conversion, will converter delay start conversion allow time output latch settle before conversion begun, will open circuit detect current source activated that Setup. addition, when Configuration Register set, Setup selects which offset gain registers when performing conversions calibrations. Note that particular physical input channel represented more than Setup with
different output rates, gain ranges, etc. (i.e. each Setup independently defined). Refer section 2.4.1 more details about Channel Setup Registers. Each 32-bit individually accessible contains 16-bit Setups. example, configure Setup CS5531/32/33/34 with write individual channel-setup register command (0x05 hexadecimal), bits contains information Setup bits contain information Setup Note that while reading/writing CSRs, Setups accessed pairs single 32-bit register. Even Setups isn't used, must written read. Examples detailing power CSRs provided section 2.6.3.
DS289F1
CS5531/32/33/34
2.4.1. Channel-Setup Register Descriptions
Setup Bits <127:112> Setup Bits <111:96>
Setup Bits <31:16>
Setup Bits <15:0>
D31(MSB)
CS1-CS0 (Channel Select Bits) [31:30] [15:14]
Select physical channel (All devices) Select physical channel (All devices) Select physical channel (CS5533/34 only) Select physical channel (CS5533/34 only) Bipolar input span twice unipolar input span. Gain (Input Span [(VREF+)-(VREF-)]/1*A unipolar). Gain (Input Span [(VREF+)-(VREF-)]/2*A unipolar). Gain (Input Span [(VREF+)-(VREF-)]/4*A unipolar). Gain (Input Span [(VREF+)-(VREF-)]/8*A unipolar). Gain (Input Span [(VREF+)-(VREF-)]/16*A unipolar). Gain (Input Span [(VREF+)-(VREF-)]/32*A unipolar). Gain (Input Span [(VREF+)-(VREF-)]/64*A unipolar). listed Word Rates continuous conversion mode using 4.9152 clock. word rates will scale linearly with clock frequency used. very first conversion using continuous conversion mode will last longer, will conversions done with single conversion mode. section Performing Conversions Tables more details. 0000 0001 0010 0011 0100 1000 1001 1010 1011 (FRS 3840 1920 (FRS 12.5 6.25 3200 1600
G2-G0 (Gain Bits) [29:27] [13:11]
WR3-WR0 (Word Rate) [26:23] [10:7]
1100 other combinations used.
DS289F1
CS5531/32/33/34
(Unipolar Bipolar) [22]
Select Bipolar mode. Select Unipolar mode. latch bits will logic state these bits upon command word execution when output latch select (OLS) configuration register logic Note that logic outputs chip powered from VA-. When set, converter will wait delay time before starting conversion. This allows settling time outputs before conversion begins. delay time will 1280 MCLK cycles when 1536 MCLK cycles when Begin Conversions Immediately. Wait 1280 MCLK cycles (FRS 1536 MCLK cycles (FRS before starting conversion. When set, this activates current source input channel (AIN+) selected channel select bits. Note that 300nA current source rated 25°C. -55°C, current source doubles approximately 600nA. This feature particularly useful thermocouple applications when user wants drive suspected open thermocouple lead supply rail. Normal mode. Activate current source. These bits only used when Configuration Register `1'. They allow user select offset gain register while performing conversion calibration. When Configuration Register `0', offset gain register referenced physical channel (CS1CS0 bits Setup) will used. offset gain register from physical channel offset gain register from physical channel offset gain register from physical channel offset gain register from physical channel
OL1-OL0 (Output Latch Bits) [21:20] [5:4]
(Delay Time Bit) [19]
(Open Circuit Detect Bit) [18]
OG1-OG0 (Offset Gain Register Pointer Bits) [17:16] [1:0]
DS289F1
CS5531/32/33/34
2.5. Calibration Calibration used zero gain slope ADC's transfer function. CS5531/32/33/34 offer both self calibration system calibration.
Note: After ADCs reset, they functional perform measurements without being calibrated (remember that configuration register must properly configured). this case, converter will utilize initialized values on-chip registers (Gain 1.0, Offset 0.0) calculate output words. initial offset gain errors internal circuitry chip will remain.
tion input span (bipolar span times unipolar span, gain register 1.000.000 decimal). offset register determines offset trimmed positive negative positive, negative). Note that magnitude offset that trimmed from input mapped through gain register. converter typically trim ±100 percent input span. shown Gain Register section, gain register spans from 2-24). decimal equivalent meaning gain register
+.+b
2.5.1. Calibration Registers
CS5531/32/33/34 converters have individual offset gain register each channel input. gain offset registers, which used during both self system calibration, used zero gain slope converter's transfer function. shown Offset Register section, offset register 1.835007966 2-24 propor2.5.2. Gain Register
2-10 2-11 2-12 2-13 2-14 2-15 2-16
where binary numbers have value either zero (bD29 binary value D29). While gain register settings 2-24 available, gain register should never values above
2-17
2-18
2-19
2-20
2-21
2-23
2-24
gain register span from (64-2-24). After Reset other bits `0'.
2.5.3. Offset Register
Sign 2-17
2-19
2-20
2-21
2-22
2-23
2-24
2-10
2-11
2-12
2-13
2-14
2-15
2-16
2-18
represents 1.835007966 2-24 proportion input span (bipolar span times unipolar span). Offset data word bits align MSB. After reset, bits `0'. offset register stored 32-bit, two's complement number, where last bits
DS289F1
CS5531/32/33/34
2.5.4. Performing Calibrations
perform calibration, user must send command byte with MSB=1, pointer bits (CSRP2-CSRP0) address desired Setup calibrate, appropriate calibration bits (CC2CC0) choose type calibration performed. Note that calibration assumes that CSRs have been previously initialized because information concerning physical channel, filter rate, gain range, polarity, comes from channel-setup register addressed pointer bits command byte. Once CSRs initialized, calibration performed with command byte. length time takes calibration slightly less than amount time takes single conversion (see Table single conversion timing). Offset calibration takes clock cycles less than single conversion when clock cycles less when Gain calibration takes clock cycles less than single conversion when clock cycles less when Once calibration cycle complete, falls results automatically stored either gain offset register physical channel being calibrated when Configuration Register `0'. `1', results will stored register specified OG1-OG0 bits selected Setup. description more details (Section 2.3.7). will remain until next command word begun. additional calibrations performed while referencing same calibration registers, last calibration results will replace
effects from previous calibration only offset gain register available physical channel. Only calibration performed with each command byte. calibrate channels, additional calibration commands necessary.
2.5.5. Self Calibration
CS5531/32/33/34 offer both self offset self gain calibrations. self-calibration offset, converters internally inputs amplifier together routes them AIN- shown Figure accurate self-calibration offset occur, pins must proper common-mode-voltage specified Analog Characteristics section. Self offset calibration uses gain amplifier, therefore valid 2X-64X gain ranges. self offset calibration these gain ranges performed setting configuration register `1', performing system offset calibration. must returned afterwards normal operation device. self-calibration gain, differential inputs modulator connected VREF+ VREF- shown Figure Self-calibration gain will work with (VREF+ VREF-) 2.5V. Self-calibration gain performed GAIN mode without regard setup register's gain setting. Gain errors PGIA gain steps calibrated this would require accurate voltage source other than reference voltage. system calibration gain should performed accurate gains achieved ranges other than when (VREF+ VREF-) 2.5V.
DS289F1
CS5531/32/33/34
2.5.6. System Calibration
system calibration functions, user must supply converters calibration signals which represent ground full scale. When system offset calibration performed, ground referenced signal must applied converters. Figure illustrates system offset calibration. shown Figure user must input signal representing positive full scale point perform system gain calibration. either case, calibration signals must within specified calibration limits each specific calibration step (refer System Calibration Specifications).
2.5.7. Calibration Tips
Calibration steps performed output word rate selected WR2-WR0 bits channel setup registers. limited register lengths faster word-rate filters (240 higher),
channels that used these rates should also calibrated these word rates, channels used lower word rates (120 lower) should calibrated these lower rates. Since higher word rates result conversion words with more peak-to-peak noise, calibration should performed lowest possible output word rate maximum accuracy. word rate settings, calibrations performed Sps, higher, calibration performed Sps. minimize digital noise near device, user should wait each calibration step completed before reading writing serial port. Reading calibration registers averaging multiple calibrations together produce more accurate calibration result. Note that accessing ADC's serial port before calibration finished result loss synchronization between
OPEN
AIN+
GAIN
AIN+
XGAIN
AIN-
AIN-
OPEN
CLOSED
VREF+ Reference VREF-
CLOSED
Figure Self Calibration Offset
Figure Self Calibration Gain
External Connections AIN+ AINXGAIN
External Connections
Full Scale AIN+
XGAIN AIN-
Figure System Calibration Offset
Figure System Calibration Gain
DS289F1
CS5531/32/33/34
crocontroller ADC, prematurely halt calibration cycle. maximum accuracy, calibrations should performed both offset gain (selected changing G2-G0 bits channel-setup registers). Note that only gain range calibrated physical channel when Configuration Register `0'. Multiple gain ranges calibrated single channel manipulating OG1-OG0 bits selected Setup (see Section 2.3.7 more details). factory calibration user's system performed using system calibration capabilities CS5531/32/33/34, offset gain register contents read system microcontroller recorded non-volatile memory. These same calibration words then uploaded into offset gain registers converter when power first applied system, when gain range changed. When device used without calibration, uncalibrated gain accuracy about percent gain tracking from range 64X) range approximately ±0.3 percent. Note that gain from offset register output 1.83007966 decimal, user wants adjust calibration coefficients externally, they will need divide information written offset register scale factor 1.83007966. (This discussion assumes that gain register 1.000.000 decimal. offset register also multiplied gain register before being applied output conversion words).
2.5.8. Limitations Calibration Range
gain register hold numbers 2-24, gain register settings above decimal value should used. With converter's intrinsic gain error, this minimum full scale input signal higher lower. defining minimum Full Scale Calibration Range (FSCR) under Analog Characteristics, margin retained accommodate intrinsic gain error. Inversely, input full scale signal increased point which modulator reaches density limit percent, which under nominal conditions occurs when full scale input signal times nominal full scale value. With chip's intrinsic gain error, this maximum full scale input signal maybe higher lower. defining maximum FSCR, margin again incorporated accommodate intrinsic gain error. 2.6. Performing Conversions CS5531/32/33/34 offers distinctly different conversion modes. three sections that follow detail differences provide examples illustrating conversion modes with channel-setup registers.
2.6.1. Single Conversion Mode
System calibration limited signal headroom analog signal path inside chip discussed under Analog Input section this data sheet. gain calibration, full scale input signal reduced nominal fullscale value. this point, gain register approximately equal 33.33 (decimal). While
Based information provided channelsetup registers (CSRs), after user transmits conversion command, single, fully-settled conversion performed. command byte includes pointer address Setup register used during conversion. Once transmitted, serial port enters data mode where waits until conversion complete. When conversion data available, falls logic Forty SCLKs then needed read conversion data word. first SCLKs used clear flag. During first SCLKs, must logic last SCLKs needed read conversion result. Note that user forced read conversion single conversion mode will remain (i.e. serial port data mode) until SCLK transitions times. After reading data, seDS289F1
CS5531/32/33/34
rial port returns command mode, where waits command issued. single conversion mode will take longer than conversions performed continuous conversion mode. number clock cycles single conversion takes each Output Word Rate (OWR) setting listed Table (FRS (FRS clock ambiguity internal synchronization between SCLK input oscillator.
Note: single conversion mode, more than conversion actually performed, only final, fully settled result output conversion data register. Clock Cycles 0000 0001 0010 0011 0100 1000 1001 1010 1011 1100 171448 335288 662968 1318328 2629048 7592 17848 28088 48568 89528 205738 402346 795562 1581994 3154858 9110 21418 33706 58282 107434
(WR3-WR0)
convert selected channel using same Setup. continuous conversion mode, every conversion word needs read. user needs only read conversion words required application rises falls indicate availability conversion data. Note that conversion read before next conversion data becomes available, will lost replaced conversion data. exit this conversion mode, user must provide `11111111' during first SCLKs after falls. user decides exit, SCLKs required clock last conversion before converter returns command mode. number clock cycles continuous conversion takes each Output Word Setting listed Table first conversion from part continuous conversion mode will longer than following conversions start-up overhead. (FRS (FRS clock ambiguity internal synchronization between SCLK input oscillator.
Note: When changing channels, after performing calibrations and/or single conversions, user must ignore first three (for OWRs less than 3200 Sps, MCLK 4.9152 MHz) first five (for 3200 Sps) conversions continuous conversion mode, residual filter coefficients must flushed from filter before accurate conversions performed. Clock Cycles Clock Cycles (First Conversion) (All Other Conversions) 89528 171448 335288 662968 1318328 2472 12728 17848 28088 48568 40960 81920 163840 327680 655360 1280 2560 5120 10240 20480
Table Conversion Timing Single Mode
2.6.2. Continuous Conversion Mode
Based information provided channelsetup registers (CSRs), continuous conversions performed using Setup register contents pointed conversion command. command byte includes pointer address Setup register used during conversion. Once transmitted, serial port enters data mode where waits until conversion complete. After conversion done, falls logic Forty SCLKs then needed read conversion. first SCLKs used clear flag. last SCLKs needed read conversion result. `00000000' provided during first SCLKs when flag cleared, converter remains this conversion mode continues
DS289F1
(WR3-WR0)
0000 0001 0010 0011 0100 1000 1001 1010 1011 1100
CS5531/32/33/34
(WR3-WR0) Clock Cycles Clock Cycles (First Conversion) (All Other Conversions) 107434 205738 402346 795562 1581994 2966 15274 21418 33706 58282 49152 98304 196608 393216 786432 1536 3072 6144 12288 24576
0000 0001 0010 0011 0100 1000 1001 1010 1011 1100
Example Single conversion using Setup command issued `10000000'. This instructs converter perform single conversion referencing Setup (CSRP2 CSRP0 `000') this example, Setup points physical channel After command received decoded, performs conversion physical channel falls indicate that conversion complete. read conversion, SCLKs then required. Once conversion data been read, serial port returns command mode. Example Continuous conversions using Setup command issued `11010000'. This instructs converter perform continuous conversions referencing Setup (CSRP2 CSRP0 `010'). this example, Setup points physical channel After command received decoded, performs conversion physical channel falls indicate that conversion complete. user three options. user acquire conversion remain this mode, acquire conversion exit this mode, ignore conversion wait conversion next update interval, detailed continuous conversion section. Example Calibration using Setup This example assumes that Configuration Register `0'. command issued `10011001'. This instructs converter perform self offset calibration referencing Setup (CSRP2 CSRP0 `011'). this example, Setup points physical channel After command received decoded, performs self offset calibration physical channel falls indicate that calibration complete. perform additional calibrations, more commands must issued.
Note: CSRs need written. they initialized, Setups point their default settings irrespective conversion calibration mode (i.e conversions performed, only physical channel will converted). Further note that filter DS289F1
Table Conversion Timing Continuous Mode
2.6.3. Examples Using CSRs Perform Conversions Calibrations
time calibration conversion command issued CC2-CC0 bits must properly set), CSRP2-CSRP0 bits command byte used pointers address Setups channel-setup registers (CSRs). Table details address decoding pointer bits.
(CSRP2-CSRP0) Location Setup
CSR#4
Table Command Byte Pointer
examples that follow detail situations that user might encounter when acquiring conversion calibrating converter. These examples assume that CSRs programmed with following physical channel order: physical channel defined actual input channel (AIN1 AIN4) which external signal connected.
CS5531/32/33/34
convolutions reset (i.e. flushed) consecutive conversions performed different physical channels. consecutive conversions performed same physical channel, filter reset. This allows ADCs more quickly settle full scale step inputs.
CS5532 SCLK OSC2
2.7. Using Multiple ADCs Synchronously Some applications require synchronous data outputs from multiple ADCs converting different analog channels. Multiple CS5531/32/33/34 parts synchronized single system using following guidelines: ADCs system must operated from same oscillator source. ADCs system must share common SCLK lines. software reset must performed same time ADCs after system power-up selecting ADCs using their respective pins, writing reset sequence parts, using SCLK). start conversion command must sent ADCs system same time. clock cycles ambiguity first conversion single conversion) will same ADCs, provided that they were reset same time. Conversions obtained monitoring only ADC, (bring high part) reading data each part individually, before next conversion data words ready. example synchronous system using CS5532 parts shown Figure 2.8. Conversion Output Coding CS5531/32/33/34 output 16-bit (CS5531/33) 24-bit (CS5532/34) data conversion words. read conversion word user must read conversion data register. conversion data register bits long outputs conversions
DS289F1
CS5532 SCLK OSC2 CLOCK SOURCE
Figure Synchronizing Multiple ADCs
first. last byte conversion data register contains data monitoring flags. channel indicator (CI) bits keep track which physical channel converted overrange flag (OF) monitors determine valid conversion performed. Refer Conversion Data Output Descriptions section more details. CS5531/32/33/34 output data conversions binary format when operating unipolar mode two's complement when operating bipolar mode. Tables show code mapping both unipolar bipolar mode. tables refers positive full-scale voltage range converter specified gain range, -VFS reUnipolar Input Offset Voltage Binary >(VFS-1.5 LSB) VFS-1.5 FFFF FFFF -FFFE 8000 -7FFF 0001 -0000 0000 Bipolar Input Voltage >(VFS-1.5 LSB) VFS-1.5 Two's Complement 7FFF 7FFF -7FFE 0000 -FFFF 8001 -8000 8000
VFS/2-0.5
-0.5
+0.5
-VFS+0.5 <(-VFS+0.5 LSB)
<(+0.5 LSB)
Table Output Coding 16-bit CS5531
CS5531/32/33/34
Unipolar Input Offset Voltage Binary VFS-1.5 FFFFFF -FFFFFE Bipolar Input Voltage Two's Complement 7FFFFF 7FFFFF -7FFFFE 000000 -FFFFFF 800001 -800000 800000
>(VFS-1.5 LSB) FFFFFF >(VFS-1.5 LSB) VFS-1.5
fers negative full-scale voltage range converter. total differential input range (between AIN+ AIN-) from unipolar mode, from -VFS bipolar mode.
VFS/2-0.5 800000 -7FFFFF +0.5 000001 -000000
-0.5
-VFS+0.5
<(+0.5 LSB)
000000 <(-VFS+0.5 LSB)
Table Output Coding 24-bit CS5532
2.8.1. Conversion Data Output Descriptions
CS5531/33 (16-BIT CONVERSIONS)
D31(MSB)
CS5532/34 (24-BIT CONVERSIONS)
D31(MSB)
Conversion Data Bits [31:16 CS5531/33; 31:8 CS5532/34]
These bits depict latest output conversion.
(Not Used) [15:3 CS5531/33; CS5532/34]
These bits masked logic zero.
(Over-range Flag Bit)
clear when over-range condition occurred. when input signal more positive than positive full scale, more negative than zero (unipolar mode) when input more negative than negative full scale (bipolar mode). These bits indicate which physical input channel converted. Physical Channel Physical Channel Physical Channel Physical Channel
(Channel Indicator Bits) [1:0]
DS289F1
CS5531/32/33/34
2.9. Digital Filter CS5531/32/33/34 have linear phase digital filters which programmed achieve range output word rates (OWRs) stated ChannelSetup Register Descriptions section. ADCs Sinc5 digital filter output word rates 3200 3840 (MCLK 4.9152 MHz). Other output word rates achieved using Sinc5 filter followed Sinc3 filter with programmable decimation rate.Figure shows magnitude response filter, while Figures show magnitude phase response filter Sps. Sinc3 active output
Phase (Degrees) -180
word rates except 3200 3840 (MCLK 4.9152 MHz) rate. Z-transforms filters shown Figure Sinc3 filter, programmable decimation ratio, which equal 3840/OWR when 3200/OWR when converter's digital filters scale with MCLK. example, with output word rate Sps, filter's corner frequency MCLK increased MHz, increases 1.0175 percent filter's corner frequency moves 31.54 Note that converter specified MCLK clock frequencies greater than MHz.
Gain (dB)
-120
Frequency (Hz)
Figure Digital Filter Response (Word Rate Sps)
-120
Flatness Frequency -0.01 -0.05 -0.11 -0.19 -0.30 -0.43 -0.59 -0.77 -1.09 -3.13
Frequency (Hz)
Gain (dB)
Figure Filter Phase Plot
Sinc Sinc
Note:
Frequency (Hz)
text regarding Sinc3 filter's decimation ratio "D".
Figure Filter Magnitude Plot
Figure Z-Transforms Digital Filters
DS289F1
CS5531/32/33/34
2.10. Clock Generator CS5531/32/33/34 include on-chip inverting amplifier which connected with external crystal provide master clock chip. Figure illustrates on-chip oscillator. includes loading capacitors feedback resistor form Pierce oscillator configuration. chips designed operate using 4.9152 crystal; however, other crystals with frequencies between used. lead crystal should connected OSC1 other OSC2. Lead lengths should minimized reduce stray capacitance. Note that while using on-chip oscillator, neither OSC1 OSC2 capable directly driving chip logic. When on-chip oscillator used, voltage OSC2 typically peak-to-peak. This signal compatible with external logic unless additional external circuitry added. OSC2 output should used on-chip oscillator output used drive other circuitry. designer external CMOS compatible oscillator drive OSC2 with clock ADC. external clock into OSC2 must overdrive microampere output on-chip amplifier. This will harm onchip circuitry. this scheme, OSC1 should left unconnected. 2.11. Power Supply Arrangements CS5531/32/33/34 designed operate from single dual analog supplies single digital supply. following power supply connections possible: +2.5 -2.5 supply +2.5 +3.0 +5.0 should maintained tolerance. supply -2.5 -3.0 should maintained tolerance. extend from +2.7 +5.5 with additional restriction that [(VD+) (VA-) Figure illustrates CS5532 connected with single +5.0 supply measure differential inputs relative common mode Figure illustrates CS5532 connected with ±2.5 bipolar analog supplies digital supply measure ground referenced bipolar signals. Figures illustrate CS5532 connected with analog supplies digital supply measure ground referenced bipolar signals. Figure illustrates alternate bridge configurations which measured with converter. Voltage measured with PGIA gain input amplifier this gain setting rail-to-rail. Voltage should measured with PGIA gain higher instrumentation amplifier used these gain ranges achieves lower noise.
MCLK
OSC1
OSC2
NOTE: capacitors chip should added externally.
Figure On-chip Oscillator Model DS289F1
CS5531/32/33/34
Analog Supply
VREF+ VREF3 OSC2
Optional Clock Source 4.9152
OSC1
AIN1+ AIN1AIN2+ AIN2A0
CS5532 SCLK DGND
Serial Data Interface
Figure CS5532 Configured with Single Supply
DS289F1
CS5531/32/33/34
+2.5 Analog Supply
VREF+ VREF3 OSC2
Digital Supply Optional Clock Source 4.9152
OSC1
AIN1+ AIN1AIN2+ AIN2A0
CS5532 SCLK DGND
Serial Data Interface
-2.5 Analog Supply
Figure CS5532 Configured with ±2.5 Analog Supplies
Analog Supply
VREF+ VREF3 OSC2
OSC1
Optional Clock Source 4.9152
AIN1+ AIN1AIN2+ AIN2A0
CS5532 SCLK DGND
Serial Data Interface
Analog Supply
Figure CS5532 Configured with Analog Supplies
DS289F1
CS5531/32/33/34
Analog Supply
AIN1+ AIN13 2.5V CS5532 VREF+ VREFAIN2+ AIN2A0 OSC2
OSC1
Optional Clock Source 4.9152
SCLK
Cold Junction
Serial Data Interface
Analog Supply
DGND
Figure CS5532 Configured Thermocouple Measurement
Figure Bridge with Series Resistors
DS289F1
CS5531/32/33/34
2.12. Getting Started This converter several features. From software programmer's prospective, what should done first? begin, 4.9152 4.096 crystal takes approximately start. accommodate this, recommended that software delay approximately start processor's initialization code. Next, since CS5531/32/33/34 provide power-onreset function, user must first initialize known state. This accomplished resetting ADC's serial port with Serial Port Initialization sequence. This sequence resets serial port command mode accomplished transmitting SYNC1 command bytes (0xFF hexadecimal), followed SYNC0 command (0xFE hexadecimal). Once serial port command mode, user must reset internal logic performing system reset sequence (see 2.3.2 System Reset Sequence). next action initialize voltage reference mode. voltage reference select (VRS) configuration register must based upon magnitude reference voltage between VREF+ VREF- pins. After this, channel-setup registers (CSRs) should initialized, these registers determine calibrations conversions will performed. Once CSRs initialized, user three options calibrating ADC: don't calibrate default settings; perform self system calibrations; upload previously saved calibration results offset gain registers. this point, ready perform conversions. 2.13. Layout optimal performance, CS5531/32/33/34 should placed entirely over analog ground plane. grounded pins ADC, including DGND pin, should connected analog ground plane that runs beneath chip. splitplane system, place analog-digital plane split immediately adjacent digital portion chip.
DS289F1
CS5531/32/33/34
DESCRIPTIONS
DIFFERENTIAL ANALOG INPUT DIFFERENTIAL ANALOG INPUT AMPLIFIER CAPACITOR CONNECT AMPLIFIER CAPACITOR CONNECT POSITIVE ANALOG POWER NEGATIVE ANALOG POWER LOGIC OUTPUT (ANALOG)/GUARD LOGIC OUTPUT (ANALOG) MASTER CLOCK MASTER CLOCK
AIN1+
AIN1C1
AIN2+
AIN2VREF+
DIFFERENTIAL ANALOG INPUT
CS5531/2
DIFFERENTIAL ANALOG INPUT VOLTAGE REFERENCE INPUT VOLTAGE REFERENCE INPUT DIGITAL GROUND POSITIVE DIGITAL POWER CHIP SELECT SERIAL DATA INPUT SERIAL DATA SERIAL CLOCK INPUT
VAA0 OSC2 OSC1
VREFDGND SCLK
DIFFERENTIAL ANALOG INPUT DIFFERENTIAL ANALOG INPUT DIFFERENTIAL ANALOG INPUT DIFFERENTIAL ANALOG INPUT AMPLIFIER CAPACITOR CONNECT AMPLIFIER CAPACITOR CONNECT POSITIVE ANALOG POWER NEGATIVE ANALOG POWER LOGIC OUTPUT (ANALOG)/GUARD LOGIC OUTPUT (ANALOG) MASTER CLOCK MASTER CLOCK
AIN1+ AIN1-
AIN2+ AIN2AIN3+ AIN3-
DIFFERENTIAL ANALOG INPUT DIFFERENTIAL ANALOG INPUT DIFFERENTIAL ANALOG INPUT DIFFERENTIAL ANALOG INPUT
VOLTAGE REFERENCE INPUT
AIN4+
AIN4C1
CS5533/4
VREF+
VREFDGND
VAA0 OSC2 OSC1
VOLTAGE REFERENCE INPUT DIGITAL GROUND POSITIVE DIGITAL POWER CHIP SELECT SERIAL DATA INPUT SERIAL DATA SERIAL CLOCK INPUT
SCLK
Clock Generator
OSC1; OSC2 Master Clock.
inverting amplifier inside chip connected between these pins used with crystal provide master clock device. Alternatively, external (CMOS compatible) clock (powered relative VD+) supplied into OSC2 provide master clock device. Control Pins Serial Data
Chip Select.
When active low, port will recognize SCLK. When high will output high impedance state. should changed when SCLK
DS289F1
CS5531/32/33/34
Serial Data Input.
input serial input port. Data will input rate determined SCLK.
Serial Data Output.
serial data output. will output high impedance state
SCLK Serial Clock Input.
clock signal this determines input/output rate data SDI/SDO pins respectively. This input Schmitt trigger allow slow rise time signals. SCLK will recognize clocks only when low.
Logic Output (Analog)/Guard, Logic Output (Analog).
logic states A1-A0 mimic OL1-OL0 bits selected Setup, A1-A0 bits Configuration Register, depending state Configuration Register. Logic Output VA-, Logic Output VA+. Alternately, used guard drive instrumentation amplifier with proper setting Configuration Register. Measurement Reference Inputs
AIN1+, AIN1-, AIN2+, AIN2- AIN3+, AIN3-, AIN4+, AIN4- Differential Analog Input.
Differential input pins into device.
VREF+, VREF- Voltage Reference Input.
Fully differential inputs which establish voltage reference on-chip modulator.
Amplifier Capacitor Inputs.
Connections instrumentation amplifier's capacitor. Power Supply Connections
Positive Analog Power.
Positive analog supply voltage.
Positive Digital Power.
Positive digital supply voltage (nominally +3.0
Negative Analog Power.
Negative analog supply voltage.
DGND Digital Ground.
Digital Ground.
DS289F1
CS5531/32/33/34
SPECIFICATION DEFINITIONS
Linearity Error
deviation code from straight line which connects endpoints transfer function. endpoint located below first code transition other endpoint located beyond code transition ones. Units percent fullscale.
Differential Nonlinearity
deviation code's width from ideal width. Units LSBs.
Full Scale Error
deviation last code transition from ideal [{(VREF+) (VREF-)} LSB]. Units LSBs.
Unipolar Offset
deviation first code transition from ideal (1/2 above voltage AINpin.). When unipolar mode (U/B Units LSBs.
Bipolar Offset
deviation mid-scale transition (111.111 000.000) from ideal (1/2 below voltage AIN- pin). When bipolar mode (U/B Units LSBs.
DS289F1
CS5531/32/33/34
ORDERING GUIDE
Model Number CS5531-AS CS5531-ASZ CS5533-AS CS5533-ASZ CS5532-AS CS5532-ASZ CS5532-BS CS5532-BSZ CS5534-AS CS5534-ASZ CS5534-BS CS5534-BSZ Bits Channels Linearity Error (Max) Temperature Range ±0.003% ±0.003% ±0.003% ±0.003% ±0.003% ±0.003% ±0.0015% ±0.0015% ±0.003% ±0.003% ±0.0015% ±0.0015% -40°C +85°C -40°C +85°C -40°C +85°C -40°C +85°C -40°C +85°C -40°C +85°C -40°C +85°C -40°C +85°C -40°C +85°C -40°C +85°C -40°C +85°C -40°C +85°C Package 20-pin 0.2" Plastic SSOP 20-pin 0.2" Plastic SSOP, Lead Free 24-pin 0.2" Plastic SSOP 24-pin 0.2" Plastic SSOP, Lead Free 20-pin 0.2" Plastic SSOP 20-pin 0.2" Plastic SSOP, Lead Free 20-pin 0.2" Plastic SSOP 20-pin 0.2" Plastic SSOP, Lead Free 24-pin 0.2" Plastic SSOP 24-pin 0.2" Plastic SSOP, Lead Free 24-pin 0.2" Plastic SSOP 24-pin 0.2" Plastic SSOP, Lead Free
DS289F1
CS5531/32/33/34
PACKAGE DRAWINGS
SSOP PACKAGE DRAWING
SIDE VIEW
VIEW
SEATING PLANE
VIEW
INCHES -0.002 0.064 0.009 0.272 0.291 0.197 0.024 0.025 0.084 0.010 0.074 0.015 0.295 0.323 0.220 0.027 0.040
MILLIMETERS -2.13 0.05 0.25 1.62 1.88 0.22 0.38 6.90 7.50 7.40 8.20 5.00 5.60 0.61 0.69 0.63 1.03
NOTE
Notes: "E1" reference datums included mold flash protrusions, include mold mismatch measured parting line, mold flash protrusions shall exceed 0.20 side. Dimension does include dambar protrusion/intrusion. Allowable dambar protrusion shall 0.13 total excess dimension maximum material condition. Dambar intrusion shall reduce dimension more than 0.07 least material condition. These dimensions apply flat section lead between 0.10 0.25 from lead tips.
DS289F1
CS5531/32/33/34
SSOP PACKAGE DRAWING
SIDE VIEW
VIEW
SEATING PLANE
VIEW
INCHES -0.002 0.064 0.009 0.311 0.291 0.197 0.024 0.025 0.084 0.010 0.074 0.015 0.335 0.323 0.220 0.027 0.040
MILLIMETERS -2.13 0.05 0.25 1.62 1.88 0.22 0.38 7.90 8.50 7.40 8.20 5.00 5.60 0.61 0.69 0.63 1.03
NOTE
Notes: "E1" reference datums included mold flash protrusions, include mold mismatch measured parting line, mold flash protrusions shall exceed 0.20 side. Dimension does include dambar protrusion/intrusion. Allowable dambar protrusion shall 0.13 total excess dimension maximum material condition. Dambar intrusion shall reduce dimension more than 0.07 least material condition. These dimensions apply flat section lead between 0.10 0.25 from lead tips.
DS289F1
CS5531/32/33/34
Revisions
REVISION DATE 1999 2004 2005 Initial release Added lead-free devices Updated with most-current characterization data. CHANGES
Contacting Cirrus Logic Support
product questions inquiries contact Cirrus Logic Sales Representative. find nearest www.cirrus.com
IMPORTANT NOTICE Cirrus Logic, Inc. subsidiaries ("Cirrus") believe that information contained this document accurate reliable. However, information subject change without notice provided without warranty kind (express implied). Customers advised obtain latest version relevant infor mation verify, before placing orders, that information being relied current complete. products sold subject terms conditions sale supplied time order acknowledgment, including those pertaining warranty, indemnification, limitation liability. responsibility assumed Cirrus this information, including this information basis manufacture sale items, infringement patents other rights third parties This document property Cirrus furnishing this information, Cirrus grants license, express implied under patents, mask work rights, copyrights trademarks, trade secrets other intellectual property rights. Cirrus owns copyrights associated with information contained herein gives consent copies made information only within your organization with respect Cirrus integrated circuits other products Cirrus. This consent does extend other copying such copying general distribution, advertising promotional purposes, creating work resale. CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS INVOLVE POTENTIAL RISKS DEATH, PERSONAL INJURY, SEVERE PROPER ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). CIRRUS PRODUCTS DESIGNED, AUTHORIZED WARRANTED AIRCRAFT SYSTEMS, MILITARY APPLICATIONS, PRODUCTS SURGICALLY IMPLANTED INTO BODY, AUTOMOTIVE SAFETY SECURITY DEVICES LIFE SUPPORT PRODUCTS OTHER CRITICAL APPLICATIONS. INCLUSION CIRRUS PRODUCTS SUCH APPLICATIONS UNDERSTOOD FULLY CUSTOMER'S RISK CIRRUS DISCLAIMS MAKES WARRANTY, EXPRESS, STATUTORY IMPLIED, INCLUDING IMPLIED WARRANTIES MERCHANTABILITY FITNESS PARTICULAR PURPOSE, WITH REGARD CIRRUS PRODUCT THAT USED SUCH MANNER. CUSTOMER CUSTOMER'S CUSTOMER USES PERMITS CIRRUS PRODUCTS CRITICAL APPLICATIONS, CUSTOM AGREES, SUCH USE, FULLY INDEMNIFY CIRRUS, OFFICERS, DIRECTORS, EMPLOYEES, DISTRIBUTORS OTHER AGENTS FROM LIABILITY, INCLUDING ATTORNEYS' FEES COSTS, THAT RESULT FROM ARISE CONNECTION WITH THESE USES. Cirrus Logic, Cirrus, Cirrus Logic logo designs trademarks Cirrus Logic, Inc. other brand product names this document trademarks service marks their respective owners. trademark Motorola, Inc. Microwire trademark National Semiconductor Corporation.
DS289F1
Other recent searches
NGA-286 - NGA-286 NGA-286 Datasheet
LSBKS42943 - LSBKS42943 LSBKS42943 Datasheet
L9339 - L9339 L9339 Datasheet
HT95A200 - HT95A200 HT95A200 Datasheet
HT95A300 - HT95A300 HT95A300 Datasheet
HT95A200 - HT95A200 HT95A200 Datasheet
FQV2105 - FQV2105 FQV2105 Datasheet
FQV295 - FQV295 FQV295 Datasheet
FQV285 - FQV285 FQV285 Datasheet
FQV275 - FQV275 FQV275 Datasheet
FQV265 - FQV265 FQV265 Datasheet
FQV255 - FQV255 FQV255 Datasheet
CL-432F - CL-432F CL-432F Datasheet
CDH38D09 - CDH38D09 CDH38D09 Datasheet
BD9751FV - BD9751FV BD9751FV Datasheet
Privacy Policy | Disclaimer
© 2012 Datasheet Archive
