| The Datasheet Archive - 100 Million Datasheets from 7500 Manufacturers. |
JPEG-E Baseline JPEG Encoder Megafunction Implements high-pe
Top Searches for this datasheetBaseline ISO/IEC 10918-1 JPEG Compliance JPEG-E Baseline JPEG Encoder Megafunction Implements high-performance image encoder that complies with baseline ISO/IEC 10918-1 JPEG standard. fastest available JPEG megafunctions, JPEG-E provides highperformance solution variety image video compression applications. can, example, encode over frames/sec HDTV, 1440x1152, 4:2:0. addition processing baseline JPEG streams, megafunction compress nonstandard motion JPEG streams. also enhanced with optional add-on bitrate control block, which benefit applications that have tight bandwidth constraints. megafunction includes FIFO-like pixel stream input/output interfaces. Other standard interfaces (e.g. AMBA) available. megafunction designed reliability ease integration, been proven number ASIC FPGA designs. deliverables include software bit-accurate model that facilitates system chip verification. Programmable Huffman Tables (two Programmable quantization tables (four) four color components (optionally extendable components) Supports possible scan configurations JPEG formats input/output data Supports image size Supports restart markers Additional Image Processing Capabilities Motion JPEG encoding/decoding Rate-Control (optional) Designed Easy Integration Single clock input sample encoding Fully programmable through standard JPEG stream marker segments Automatic headers generation Automatic program-once encode-many operation Applications high-performance JPEG-E megafunction suitable implementing variety multimedia applications, including: Digital cameras camcorders Office automation equipment (multifunction printers, scanners, digital copiers etc) Medical imaging systems Video production suites Video conference display-projection systems Surveillance systems Designed High Quality Robust verification environment includes bit-accurate software model ASIC FPGA proven multiple designs Scan-ready design architecture Block Diagram February 2009 Functional Description JPEG-E configured feeding with JPEG headers, which contain table specification, image format, encoding options data. megafunction's configuration modified after encoding multiple frames. Image samples color space format input JPEG-E block block, raster scan order. Consuming single clock cycle image sample, JPEG-E address most demanding frame-based video compression applications. JPEG-E outputs complete JPEG-compliant data stream, including JPEG headers, size which dynamically controlled optional rate-control block used. Deliverables megafunction available ASIC (synthesizable HDL) FPGA (netlist) forms, includes everything required successful implementation. Altera version includes: Post-synthesis EDIF netlist Sophisticated self-checking Testbench (Verilog versions Verilog 2001) Simulation script, vectors, expected results, comparison utility Software (C++) Bit-Accurate Model Place route script Comprehensive user documentation, including detailed specifications system integration guide Implementation Results JPEG-E reference designs have been evaluated variety technologies. following Altera results obtained after speed optimization during synthesis place route, while assuming that megafunction I/Os routed off-chip. Altera Device Cyclone EP1C12-6 Cyclone-II EP2C20-6 Cyclone-III EP3C16-6 Stratix EP1S10-5 Stratix-II EP2S15-3 Stratix-III EP3S50-2 Arria-GX EP1AGX20-6 Hardcopy-II HC210 Logic 7,201 5,337 5,259 5,389 4,519 ALUTs 4,429 ALUTs 4,799 ALUTs 53,310 HCELLs Frequency Special Features M512 M512 M512 Quartus Version Related Cores SVE-JPEG-E SpeedView Enabled JPEG Encoder that produces SpeedView enabled JPEG data streams. Support megafunction delivered warranted against defects ninety days from purchase. Thirty days phone email technical support included, starting with first interaction. Additional maintenance support options available. Verification megafunction been verified through extensive simulation rigorous code coverage measurements. also been embedded several products, proven both ASIC FPGA technologies. CAST, Inc. Stonewall Court Woodcliff Lake, 07677 201-391-8300 201-391-8694 Copyright CAST, Inc. 2009, Rights Reserved. Contents subject change without notice. Trademarks property their respective owners. This megafunction developed multimedia experts Alma Technologies S.A. Other recent searchesSi1024X - Si1024X Si1024X Datasheet ISL59830 - ISL59830 ISL59830 Datasheet HMC258LC3B - HMC258LC3B HMC258LC3B Datasheet CGM-18-6006 - CGM-18-6006 CGM-18-6006 Datasheet BRM-1020-LC9 - BRM-1020-LC9 BRM-1020-LC9 Datasheet
Privacy Policy | Disclaimer |