JPEG-D Baseline JPEG Decoder Core Implements high-performanc

The Datasheet Archive - 100 Million Datasheets from 7500 Manufacturers.

JPEG-D Baseline JPEG Decoder Core Implements high-performanc

Datasheet Thumbnail

Top Searches for this datasheet

Baseline ISO/IEC 10918-1 JPEG Compliance
JPEG-D
Baseline JPEG Decoder Core
Implements high-performance image video decoder that complies with baseline ISO/IEC 10918-1 JPEG standard. fastest available JPEG cores, JPEG-D provides high-performance solution variety image video decompression applications. can, example, decode 16:9 HDTV, 1920x1152, 4:2:0, even FPGA devices. typical 90nm process ASIC, core requires just 61,000 gates operates MHz. addition processing baseline JPEG streams, core decompress nonstandard motion JPEG streams. also enhanced with optional IDCT block that enables down-scaling frequency domain, feature that allows decompression various resolutions from same compressed stream. core includes FIFO-like pixel stream input/output interfaces, other standard interfaces (e.g. AMBA) also available. core designed reliability ease integration, been proven number ASIC FPGA designs. deliverables include software bit-accurate model that facilitates system chip verification.
Programmable Huffman Tables (two Programmable quantization tables (four) four color components (optionally extendable components) Supports possible scan configurations JPEG formats input/output data Supports image size Supports restart markers
Additional Image Processing Capabilities
Motion JPEG decoding Decompressing various resolutions downscaling frequency domain (optional)
Designed Easy Integration
Stand alone operation Automatic self-programming JPEG stream headers parsing Header errors catching Broadcasting decoded image parameters controlling peripherals such raster block converter
Applications
high-performance JPEG-D core suitable implementing variety multimedia applications, including: Digital cameras camcorders Office automation equipment (multifunction printers, scanners, digital copiers etc) Medical imaging systems Video production suites Video conference display-projection systems Surveillance systems
Designed High Quality
Robust verification environment includes bit-accurate software model ASIC FPGA proven multiple designs Scan-ready design architecture
Block Diagram
Register File Frame, Scan, Parameters JPEG Stream Stream Parser Huffman Decoder Control Unit Image Data IDCT
UnStuff
FIFO
Expand DIFF decode
ZZ-1
Huffman Tables
Quant. Tables
IDCT Buffer
JPEG-D
October 2009
Functional Description
decoding path highly autonomous, since JPEG-D self-configured (with table, image format encoding options) parsing incoming JPEG stream's headers. core parses checks JPEG marker segments signals case detects error. Decoded image parameters made available controlling peripherals such block-to-raster converter. Designed continuous data flow, JPEG-D address most demanding frame-based video decompression applications. Optional decoding various resolutions from same JPEG data-stream without need extra buffering enabled when IDCT block configured during synthesis support downscaling frequency domain.
Support
core delivered warranted against defects ninety days from purchase. Thirty days phone email technical support included, starting with first interaction. Additional maintenance support options available.
Verification
core been verified through extensive simulation rigorous code coverage measurements. also been embedded several products, proven both ASIC FPGA technologies.
Deliverables
core available ASIC (synthesizable HDL) FPGA (netlist) forms, includes everything required successful implementation. Xilinx version includes: Post-synthesis EDIF netlist Sophisticated self-checking Testbench (Verilog versions Verilog 2001) Simulation script, vectors, expected results, comparison utility Software (C++) Bit-Accurate Model Place route script Comprehensive user documentation, including detailed specifications system integration guide
Implementation Results
JPEG-D reference designs have been evaluated variety technologies. following sample Xilinx results obtained after speed optimization during synthesis place route, while assuming that core I/Os routed offchip.
Xilinx Device Spartan-3 3S1000-5 Spartan-3E 3S1600E-5 Spartan-6 6SLX25-2 Virtex-II 2V1000-6 Virtex-II 2VP7-7 Virtex4 4VLX15-12 Virtex-5 5VLX20-1 Slices 3,542 3,392 1,599 3,123 3,351 3,133 1,610 Frequency BRAM Special Features MULT MULT DSP48A MULT MULT DSP48E
8.1.03i 8.1.03i 10.1i 8.1.03i 8.1.03i 8.1.03i 10.1i
CAST, Inc. Stonewall Court Woodcliff Lake, 07677 201-391-8300 201-391-8694 Copyright CAST, Inc. 2009, Rights Reserved. Contents subject change without notice. Trademarks property their respective owners.
This core developed multimedia experts Alma Technologies S.A.

JPEG-D Baseline JPEG Decoder Core Implements high-performanc

Top Searches for this datasheet

Other recent searches