Quad 2-input NAND Schmitt trigger Rev. July 2009 Product data she
|
|
|
Top Searches for this datasheet
74LV132
Quad 2-input NAND Schmitt trigger
Rev. July 2009 Product data sheet
74LV132 low-voltage Si-gate CMOS device that function compatible with 74HC132 74HCT132. 74LV132 contains four 2-input NAND gates which accept standard input signals. They capable transforming slowly changing input signals into sharply defined, jitter-free output signals. gate switches different points positive negative-going signals. difference between positive voltage negative voltage defined input hysteresis voltage
Features
Wide operating voltage: Optimized voltage applications: Accepts input levels between Typical output ground bounce Tamb Typical HIGH-level output voltage (VOH) undershoot: Tamb protection: JESD22-A114E exceeds 2000 JESD22-A115-A exceeds Multiple package options Specified from from +125
Applications
Wave pulse shapers highly noisy environments Astable multivibrators Monostable multivibrators
Semiconductors
74LV132
Quad 2-input NAND Schmitt trigger
Ordering information
Table Ordering information Package Temperature range 74LV132N 74LV132D 74LV132DB 74LV132PW 74LV132BQ +125 +125 +125 +125 +125 Name DIP14 SO14 SSOP14 TSSOP14 Description plastic dual in-line package; leads (300 mil) plastic small outline package; leads; body width plastic shrink small outline package; leads; body width plastic thin shrink small outline package; leads; body width Version SOT27-1 SOT108-1 SOT337-1 SOT402-1 SOT762-1 Type number
DHVQFN14 plastic dual in-line compatible thermal enhanced very thin quad flat package; leads; terminals; body 0.85
Functional diagram
mna408
mna409
mna407
Logic symbol
logic symbol
Logic diagram (one gate)
74LV132_5
B.V. 2009. rights reserved.
Product data sheet
Rev. July 2009
Semiconductors
74LV132
Quad 2-input NAND Schmitt trigger
Pinning information
Pinning
74LV132
terminal index area
001aac203
001aah099
Transparent view
substrate attached exposed using conductive attach material. cannot used supply input.
configuration DIP14, SO14 (T)SSOP14
configuration DHVQFN14
description
Table Symbol description Description data input data input data output data input data input data output ground data output data input data input data output data input data input supply voltage
74LV132_5
B.V. 2009. rights reserved.
Product data sheet
Rev. July 2009
Semiconductors
74LV132
Quad 2-input NAND Schmitt trigger
Functional description
Table Function table HIGH voltage level; voltage level. Input Output
Limiting values
Table Limiting values accordance with Absolute Maximum Rating System (IEC 60134). Voltages referenced (ground Symbol IGND Tstg Ptot Parameter supply voltage input clamping current output clamping current output current supply current ground current storage temperature total power dissipation DIP14 package SO14 package (T)SSOP14 package DHVQFN14 package
Conditions -0.5 -0.5 -0.5 (VCC
-0.5
+7.0 +150
Unit
Tamb +125
input output voltage ratings exceeded input output current ratings observed. Ptot derates linearly with mW/K above Ptot derates linearly with mW/K above Ptot derates linearly with mW/K above Ptot derates linearly with mW/K above
74LV132_5
B.V. 2009. rights reserved.
Product data sheet
Rev. July 2009
Semiconductors
74LV132
Quad 2-input NAND Schmitt trigger
Recommended operating conditions
Table Recommended operating conditions Voltages referenced (ground Symbol Tamb
Parameter supply voltage[1] input voltage output voltage ambient temperature
Conditions
+125
Unit
static characteristics guaranteed from devices guaranteed function down (with input levels VCC).
Static characteristics
Table Static characteristics Voltages referenced (ground Symbol Parameter HIGH-level output voltage Conditions -100 -100 -100 -100 -100 LOW-level output voltage
Typ[1] 2.82 0.25 0.35 0.40 0.55 20.0
+125 Unit 0.50 0.65
input leakage current supply current additional supply current input capacitance
GND; GND; input;
Typical values measured Tamb
74LV132_5
B.V. 2009. rights reserved.
Product data sheet
Rev. July 2009
Semiconductors
74LV132
Quad 2-input NAND Schmitt trigger
Dynamic characteristics
Table Dynamic characteristics test circuit Figure Symbol Parameter propagation delay Conditions Figure power dissipation capacitance MHz;
Typ[1]
+125
Unit
typical values measured Tamb same tPLH tPHL. Typical values measured nominal supply voltage (VCC used determine dynamic power dissipation µW). VCC2 VCC2 where: input frequency MHz, output frequency output load capacitance supply voltage number inputs switching VCC2 outputs.
Waveforms
input output
001aaa662
Measurement points given Table typical voltage output levels that occur with output load.
input (nA, output (nY) propagation delays
74LV132_5
B.V. 2009. rights reserved.
Product data sheet
Rev. July 2009
Semiconductors
74LV132
Quad 2-input NAND Schmitt trigger
Table
Measurement points Input 0.5VCC 0.5VCC Output 0.5VCC 0.5VCC
Supply voltage
PULSE GENERATOR
001aaa663
Test data given Table Definitions test circuit: Termination resistance should equal output impedance pulse generator. Load resistance. Load capacitance including probe capacitance.
Load circuit switching times Table Test data Input
Supply voltage
Transfer characteristics
Table Transfer characteristics test circuit Figure Symbol Parameter positive-going threshold voltage Conditions Figure 0.70 1.10 1.45 1.60 1.95 2.50 3.00 Typ[1] +125 Unit
74LV132_5
B.V. 2009. rights reserved.
Product data sheet
Rev. July 2009
Semiconductors
74LV132
Quad 2-input NAND Schmitt trigger
Table Transfer characteristics .continued test circuit Figure Symbol Parameter negative-going threshold voltage Conditions Figure hysteresis voltage (VT+ VT-); Figure
typical values measured Tamb
Typ[1] 0.34 0.65 0.90 1.05 1.30 1.60 2.00 0.55 0.60 0.65 0.70 0.80 1.00
+125
Unit
Waveforms transfer characteristics
mna207 mna208
limits
Transfer characteristic
Definition VT+,
74LV132_5
B.V. 2009. rights reserved.
Product data sheet
Rev. July 2009
Semiconductors
74LV132
Quad 2-input NAND Schmitt trigger
(µA)
001aaa659
(µA)
001aaa660
Typical 74LV132 transfer characteristics
Typical 74LV132 transfer characteristics
(µA)
001aaa661
Typical 74LV132 transfer characteristics
74LV132_5
B.V. 2009. rights reserved.
Product data sheet
Rev. July 2009
Semiconductors
74LV132
Quad 2-input NAND Schmitt trigger
Package outline
DIP14: plastic dual in-line package; leads (300 mil) SOT27-1
seating plane
index
scale
DIMENSIONS (inch dimensions derived from original dimensions) UNIT inches max. 0.17 min. 0.51 0.02 max. 0.13 1.73 1.13 0.068 0.044 0.53 0.38 0.021 0.015 0.36 0.23 0.014 0.009 19.50 18.55 0.77 0.73 6.48 6.20 0.26 0.24 2.54 7.62 3.60 3.05 0.14 0.12 8.25 7.80 0.32 0.31 10.0 0.39 0.33 0.254 0.01 max. 0.087
Note Plastic metal protrusions 0.25 (0.01 inch) maximum side included. OUTLINE VERSION SOT27-1 REFERENCES 050G04 JEDEC MO-001 JEITA SC-501-14 EUROPEAN PROJECTION
ISSUE DATE 99-12-27 03-02-13
Package outline SOT27-1 (DIP14)
74LV132_5 B.V. 2009. rights reserved.
Product data sheet
Rev. July 2009
Semiconductors
74LV132
Quad 2-input NAND Schmitt trigger
SO14: plastic small outline package; leads; body width
SOT108-1
index detail
scale
DIMENSIONS (inch dimensions derived from original dimensions) UNIT max. 1.75 0.25 0.10 1.45 1.25 0.25 0.01 0.49 0.36 0.25 0.19 8.75 8.55 0.16 0.15 1.27 0.05 1.05 0.028 0.024 0.25 0.01 0.25 0.01
0.010 0.057 inches 0.069 0.004 0.049
0.019 0.0100 0.35 0.014 0.0075 0.34
0.244 0.039 0.041 0.228 0.016
0.028 0.004 0.012
Note Plastic metal protrusions 0.15 (0.006 inch) maximum side included. OUTLINE VERSION SOT108-1 REFERENCES 076E06 JEDEC MS-012 JEITA EUROPEAN PROJECTION
ISSUE DATE 99-12-27 03-02-19
Package outline SOT108-1 (SO14)
74LV132_5 B.V. 2009. rights reserved.
Product data sheet
Rev. July 2009
Semiconductors
74LV132
Quad 2-input NAND Schmitt trigger
SSOP14: plastic shrink small outline package; leads; body width
SOT337-1
index detail
scale
DIMENSIONS original dimensions) UNIT max. 0.21 0.05 1.80 1.65 0.25 0.38 0.25 0.20 0.09 0.65 1.25 1.03 0.63 0.13
Note Plastic metal protrusions 0.25 maximum side included. OUTLINE VERSION SOT337-1 REFERENCES JEDEC MO-150 JEITA EUROPEAN PROJECTION
ISSUE DATE 99-12-27 03-02-19
Package outline SOT337-1 (SSOP14)
74LV132_5 B.V. 2009. rights reserved.
Product data sheet
Rev. July 2009
Semiconductors
74LV132
Quad 2-input NAND Schmitt trigger
TSSOP14: plastic thin shrink small outline package; leads; body width
SOT402-1
index
detail
scale
DIMENSIONS original dimensions) UNIT Notes Plastic metal protrusions 0.15 maximum side included. Plastic interlead protrusions 0.25 maximum side included. OUTLINE VERSION SOT402-1 REFERENCES JEDEC MO-153 JEITA EUROPEAN PROJECTION ISSUE DATE 99-12-27 03-02-18 max. 0.15 0.05 0.95 0.80 0.25 0.30 0.19 0.65 0.75 0.50 0.13 0.72 0.38
Package outline SOT402-1 (TSSOP14)
74LV132_5 B.V. 2009. rights reserved.
Product data sheet
Rev. July 2009
Semiconductors
74LV132
Quad 2-input NAND Schmitt trigger
DHVQFN14: plastic dual in-line compatible thermal enhanced very thin quad flat package; leads; SOT762-1 terminals; body 0.85
terminal index area
detail
terminal index area
scale
DIMENSIONS original dimensions) UNIT A(1) max. 0.05 0.00 0.30 0.18 1.65 1.35 1.15 0.85 0.05 0.05
Note Plastic metal protrusions 0.075 maximum side included. OUTLINE VERSION SOT762-1 REFERENCES -JEDEC MO-241 JEITA -EUROPEAN PROJECTION ISSUE DATE 02-10-17 03-01-27
Package outline SOT762-1 (DHVQFN14)
74LV132_5 B.V. 2009. rights reserved.
Product data sheet
Rev. July 2009
Semiconductors
74LV132
Quad 2-input NAND Schmitt trigger
Abbreviations
Table Acronym CMOS Abbreviations Description Complementary Metal Oxide Semiconductor Device Under Test ElectroStatic Discharge Human Body Model Machine Model Transistor-Transistor Logic
Revision history
Table 74LV132_5 Modifications: 74LV132_4 74LV132_3 74LV132_2 74LV132_1 Revision history Release date 20090702 Data sheet status Product data sheet Change notice Supersedes 74LV132_4 Document
Table conditions HIGH-level output voltage LOW-level output voltage have been changed. Product data sheet Product specification Product specification Product specification 74LV132_3 74LV132_2 74LV132_1
20071112 20040415 19980428 19970204
74LV132_5
B.V. 2009. rights reserved.
Product data sheet
Rev. July 2009
Semiconductors
74LV132
Quad 2-input NAND Schmitt trigger
Legal information
18.1 Data sheet status
Document status[1][2] Objective [short] data sheet Preliminary [short] data sheet Product [short] data sheet
Product status[3] Development Qualification Production
Definition This document contains data from objective specification product development. This document contains data from preliminary specification. This document contains product specification.
Please consult most recently issued document before initiating completing design. term `short data sheet' explained section "Definitions". product status device(s) described this document have changed since this document published differ case multiple devices. latest product status information available Internet http://www.nxp.com.
18.2 Definitions
Draft document draft version only. content still under internal review subject formal approval, which result modifications additions. Semiconductors does give representations warranties accuracy completeness information included herein shall have liability consequences such information. Short data sheet short data sheet extract from full data sheet with same product type number(s) title. short data sheet intended quick reference only should relied upon contain detailed full information. detailed full information relevant full data sheet, which available request local Semiconductors sales office. case inconsistency conflict with short data sheet, full data sheet shall prevail.
damage. Semiconductors accepts liability inclusion and/or Semiconductors products such equipment applications therefore such inclusion and/or customer's risk. Applications Applications that described herein these products illustrative purposes only. Semiconductors makes representation warranty that such applications will suitable specified without further testing modification. Limiting values Stress above more limiting values defined Absolute Maximum Ratings System 60134) cause permanent damage device. Limiting values stress ratings only operation device these other conditions above those given Characteristics sections this document implied. Exposure limiting values extended periods affect device reliability. Terms conditions sale Semiconductors products sold subject general terms conditions commercial sale, published including those pertaining warranty, intellectual property rights infringement limitation liability, unless explicitly otherwise agreed writing Semiconductors. case inconsistency conflict between information this document such terms conditions, latter will prevail. offer sell license Nothing this document interpreted construed offer sell products that open acceptance grant, conveyance implication license under copyrights, patents other industrial intellectual property rights. Export control This document well item(s) described herein subject export control regulations. Export might require prior authorization from national authorities.
18.3 Disclaimers
General Information this document believed accurate reliable. However, Semiconductors does give representations warranties, expressed implied, accuracy completeness such information shall have liability consequences such information. Right make changes Semiconductors reserves right make changes information published this document, including without limitation specifications product descriptions, time without notice. This document supersedes replaces information supplied prior publication hereof. Suitability Semiconductors products designed, authorized warranted suitable medical, military, aircraft, space life support equipment, applications where failure malfunction Semiconductors product reasonably expected result personal injury, death severe property environmental
18.4 Trademarks
Notice: referenced brands, product names, service names trademarks property their respective owners.
Contact information
more information, please visit: http://www.nxp.com sales office addresses, please send email salesaddresses@nxp.com
74LV132_5
B.V. 2009. rights reserved.
Product data sheet
Rev. July 2009
Semiconductors
74LV132
Quad 2-input NAND Schmitt trigger
Contents
18.1 18.2 18.3 18.4 General description Features Applications Ordering information Functional diagram Pinning information Pinning description Functional description Limiting values. Recommended operating conditions. Static characteristics. Dynamic characteristics Waveforms Transfer characteristics. Waveforms transfer characteristics Package outline Abbreviations Revision history Legal information. Data sheet status Definitions Disclaimers Trademarks Contact information. Contents
Please aware that important notices concerning this document product(s) described herein, have been included section `Legal information'.
B.V. 2009.
rights reserved.
more information, please visit: http://www.nxp.com sales office addresses, please send email salesaddresses@nxp.com Date release: July 2009 Document identifier: 74LV132_5
Other recent searches
TC7SZ126AFE - TC7SZ126AFE TC7SZ126AFE Datasheet
LCP-4250A4CDM - LCP-4250A4CDM LCP-4250A4CDM Datasheet
SFF-8472 - SFF-8472 SFF-8472 Datasheet
DP83849I - DP83849I DP83849I Datasheet
B1006-BD - B1006-BD B1006-BD Datasheet
9004440000 - 9004440000 9004440000 Datasheet
54VCXH162244 - 54VCXH162244 54VCXH162244 Datasheet
Privacy Policy | Disclaimer
© 2012 Datasheet Archive
