Advance Product Specification [optional] UG385 (v1.0) June 2009 [
|
|
|
Top Searches for this datasheet
Spartan-6 FPGA Packaging Pinouts
Advance Product Specification [optional]
UG385 (v1.0) June 2009 [optional]
Xilinx disclosing this user guide, manual, release note, and/or specification (the "Documentation") solely development designs operate with Xilinx hardware devices. reproduce, distribute, republish, download, display, post, transmit Documentation form means including, limited electronic, mechanical, photocopying, recording, otherwise, without prior written consent Xilinx. Xilinx expressly disclaims liability arising your Documentation. Xilinx reserves right, sole discretion, change Documentation without notice time. Xilinx assumes obligation correct errors contained Documentation, advise corrections updates. Xilinx expressly disclaims liability connection with technical support assistance that provided connection with Information. DOCUMENTATION DISCLOSED "AS-IS" WITH WARRANTY KIND. XILINX MAKES OTHER WARRANTIES, WHETHER EXPRESS, IMPLIED, STATUTORY, REGARDING DOCUMENTATION, INCLUDING WARRANTIES MERCHANTABILITY, FITNESS PARTICULAR PURPOSE, NONINFRINGEMENT THIRD-PARTY RIGHTS. EVENT WILL XILINX LIABLE CONSEQUENTIAL, INDIRECT, EXEMPLARY, SPECIAL, INCIDENTAL DAMAGES, INCLUDING LOSS DATA LOST PROFITS, ARISING FROM YOUR DOCUMENTATION. 2009 Xilinx, Inc. XILINX, Xilinx logo, Virtex, Spartan, ISE, other designated brands included herein trademarks Xilinx United States other countries. other trademarks property their respective owners.
Revision History
following table shows revision history this document.
Date 06/24/09 Version Initial Xilinx release. Revision
Spartan-6 FPGA Packaging (Advance Spec)
www.xilinx.com
UG385 (v1.0) June 2009
Table Contents
Revision History
Preface: About This Guide
Organization This Guide Additional Documentation Additional Support Resources
Chapter Packaging Overview
Summary Introduction Device/Package Combinations Maximum I/Os Definitions.
Chapter Pinout Tables
Summary CPG196 Package-LX4, LX9, LX16 TQG144 Package-LX4 CSG225 Package-LX4, LX9, LX16 FT(G)256 Package-LX9, LX16, LX25 CSG324 Package-LX9, LX16, LX25, LX45. CSG324 Package-LX25T LX45T FG(G)484 Package-LX25, LX45, LX75, LX100, LX150. FG(G)484 Package-LX25T, LX45T, LX75T, LX100T, LX150T CSG484 Package-LX45, LX75, LX100, LX150 CSG484 Package-LX45T, LX75T, LX100T, LX150T FG(G)676 Package-LX45. FG(G)676 Package-LX75, LX100, LX150 FG(G)676 Package-LX75T, LX100T, LX150T FG(G)900 Package-LX150 FG(G)900 Package-LX100T LX150T
Chapter Pinout SelectIO Bank Diagrams
Summary CPG196 Package-LX4, LX9, LX16 TQG144 Package-LX4 CSG225 Package-LX4 CSG225 Package-LX9 LX16 FT(G)256 Package-LX9, LX16, LX25
Spartan-6 FPGA Packaging (Advance Spec) UG385 (v1.0) June 2009
www.xilinx.com
CSG324 Package-LX9 CSG324 Package-LX16 CSG324 Package-LX25 CSG324 Package-LX25T CSG324 Package-LX45 CSG324 Package-LX45T FG(G)484 Package-LX25. FG(G)484 Package-LX25T FG(G)484 Package-LX45. FG(G)484 Package-LX75. FG(G)484 Package-LX100 FG(G)484 Package-LX150 FG(G)484 Package-LX45T, LX75T, LX100T, LX150T CSG484 Package-LX45 LX75 CSG484 Package-LX100 CSG484 Package-LX150 CSG484 Package-LX45T, LX75T, LX100T, LX150T FG(G)676 Package-LX45. FG(G)676 Package-LX75. FG(G)676 Package-LX75T FG(G)676 Package-LX100 FG(G)676 Package-LX100T FG(G)676 Package-LX150 FG(G)676 Package-LX150T FG(G)900 Package-LX100T FG(G)900 Package-LX150 FG(G)900 Package-LX150T
Chapter Mechanical Drawings
Summary CPG196 Chip-Scale Package Specifications (0.5 Pitch) TQG144 Thin Quad Flat-Pack Package Specifications (0.5 Pitch) CSG225 Chip-Scale Package Specifications (0.8 Pitch) FT(G)256 Fine-Pitch Thin Package Specifications (1.00 Pitch) CSG324 Chip-Scale Package Specifications (0.8 Pitch) FG(G)484 Fine-Pitch Package Specifications (1.00 Pitch) CSG484 Chip-Scale Package Specifications (0.8 Pitch) FG(G)676 Fine-Pitch Package Specifications (1.00 Pitch) FG(G)900 Chip-Scale Package Specifications (1.0 Pitch)
Chapter Thermal Specifications
Summary Introduction
www.xilinx.com
Spartan-6 FPGA Packaging (Advance Spec) UG385 (v1.0) June 2009
Package Strategy
Cavity-Up Plastic Packages. Package Construction Features/Advantages Cavity-Up Packages Chip Scale Packages Features/Advantages Packages
Support Compact Thermal Models (CTM) References
Chapter Package Marking
Spartan-6 FPGA Packaging (Advance Spec) UG385 (v1.0) June 2009
www.xilinx.com
www.xilinx.com
Spartan-6 FPGA Packaging (Advance Spec) UG385 (v1.0) June 2009
Preface
About This Guide
This guide describes Spartan®-6 device pinouts package specifications; also includes pinout diagrams thermal data.
Organization This Guide
This document comprised following chapters: Chapter "Packaging Overview" Provides introduction Spartan-6 family with summary maximum I/Os available each device/package combination. Also includes table definitions. Chapter "Pinout Tables" Provides pinout information Spartan-6 devices packages. Chapter "Pinout SelectIO Bank Diagrams" Provides pinout diagrams Spartan-6 FPGA package/device combinations. Chapter "Mechanical Drawings" Provides mechanical drawings Spartan-6 FPGA packages. Chapter "Thermal Specifications" Provides thermal data associated with Spartan-6 FPGA packages. Discusses Spartan-6 FPGA power management strategy thermal management options. Chapter "Package Marking" Provides example description marking package (topmark).
Additional Documentation
following documents also available download http://www.xilinx.com/6. Spartan-6 Family Overview This overview outlines features product selection Spartan-6 family. Spartan-6 FPGA Data Sheet: Switching Characteristics This data sheet contains switching characteristic specifications Spartan-6 family. Spartan-6 FPGA Configuration User Guide This all-encompassing configuration guide includes chapters configuration interfaces (serial parallel), multi-bitstream management, bitstream encryption, boundary-scan JTAG configuration, reconfiguration techniques.
Spartan-6 FPGA Packaging (Advance Spec) UG385 (v1.0) June 2009
www.xilinx.com
Preface: About This Guide
Spartan-6 FPGA SelectIO Resources User Guide This guide describes SelectIOresources available Spartan-6 devices. Spartan-6 FPGA Clocking Resources User Guide This guide describes clocking resources available Spartan-6 devices, including DCMs PLLs.
Spartan-6 FPGA Configurable Logic Block User Guide This guide describes capabilities configurable logic blocks (CLBs) available Spartan-6 devices.
Spartan-6 FPGA Block Resources User Guide This guide describes Spartan-6 device block capabilities. Spartan-6 FPGA DSP48A1 Slice User Guide This guide describes architecture DSP48A1 slice Spartan-6 FPGAs provides configuration examples.
Spartan-6 FPGA Memory Controller User Guide This guide describes Spartan-6 FPGA memory controller block, dedicated embedded multi-port memory controller that greatly simplifies interfacing Spartan-6 FPGAs most popular memory standards.
Spartan-6 FPGA Transceiver User Guide This guide describes transceivers available Spartan-6 FPGAs. Spartan-6 FPGA Design Guide This guide provides information design Spartan-6 devices, with focus strategies making design decisions interface level.
Additional Support Resources
search database silicon software questions answers, create technical support case WebCase, visit following Xilinx website: http://www.xilinx.com/support
www.xilinx.com
Spartan-6 FPGA Packaging (Advance Spec) UG385 (v1.0) June 2009
Chapter
Packaging Overview
Summary
This chapter covers following topics: Introduction Device/Package Combinations Maximum I/Os Definitions
Introduction
This section describes pinouts Spartan®-6 devices various packages. Spartan-6 devices offered low-cost, space-saving packages that optimally designed maximum number user I/Os. Package inductance minimized result optimal placement even distribution well increased number Power pins. Spartan-6 devices supported particular package pinout compatible. Spartan-6 devices supported particular package pinout compatible. Spartan-6 devices compatible with Spartan-6 devices. Pins that available some devices listed Connects" column each table. Each device split into banks allow flexibility choice standards (see Spartan-6 FPGA SelectIO Resources User Guide). Global pins power/ground pins, listed each table. Table provides definitions types. information package electrical characteristics characteristics measured, refer UG112: Device Package User Guide found Xilinx website. Designers targeting part/package combination currently supported software should contact Xilinx technical support before starting board layout. latest Spartan-6 FPGA pinout package information, check Xilinx website updates this document.
Spartan-6 FPGA Packaging (Advance Spec) UG385 (v1.0) June 2009
www.xilinx.com
Chapter Packaging Overview
Device/Package Combinations Maximum I/Os
Table shows package specifications maximum number user I/Os possible Spartan-6 FPGA packages. Table 1-1: Spartan-6 FPGA Packages
Packages Package Specifications CPG196 TQG144(1) CSG225 FT(G)256(2) CSG324 FG(G)484(2) CSG484 FG(G)676(2) FG(G)900(2) Package Type Pitch (mm) Size (mm) Maximum I/Os
Notes:
footprint TQG144 package larger than package body mm). These devices available both Pb-free (additional packages standard ordering options.
Chip Scale
Quad Flat Pack 22(1)
Chip Scale
1.00
Chip Scale
1.00
Chip Scale 1.00
1.00
1.00
number I/Os package includes user I/Os except dedicated pins listed Table serial transceiver channels devices listed Table 1-3. Table 1-2: Spartan-6 FPGA Dedicated Configuration Pins
PROGRAM_B_2 CMPCS_B_2 VFS(1) RFUSE(1) VBATT(1)
SUSPEND DONE_2
Notes:
Only available XC6SLX75, XC6SLX75T, XC6SLX100, XC6SLX100T, XC6SLX150, XC6SLX150T devices.
Table 1-3:
Number Serial Transceivers (GTs) Channels/Device
Device
Channels LX25T MGTRXP MGTRXN MGTTXP MGTTXN
Notes:
LX45T
LX75T(1)
LX100T(2)
LX150T(2)
XC6SLX75T channels FG(G)484 CSG484 packages channels FG(G)676 package. XC6SLX100T XC6SLX150T have channels FG(G)484 CSG484 packages channels FG(G)676 FG(G)900 packages.
www.xilinx.com
Spartan-6 FPGA Packaging (Advance Spec) UG385 (v1.0) June 2009
Device/Package Combinations Maximum I/Os
Table shows number available I/Os number differential pairs each Spartan-6 device/package combination. Table 1-4:
Spartan-6 Device
Available Pin/Device/Package Combinations
Spartan-6 FPGA Package User Pins CPG196 TQG144 CSG225 FT(G)256 CSG324 FG(G)484 CSG484 FG(G)676 FG(G)900
Available User I/Os
XC6SLX4
Differential Pairs Available User I/Os
XC6SLX9
Differential Pairs Available User I/Os
XC6SLX16
Differential Pairs Available User I/Os
XC6SLX25
Differential Pairs Available User I/Os
XC6SLX45
Differential Pairs Available User I/Os
XC6SLX75
Differential Pairs Available User I/Os
XC6SLX100
Differential Pairs Available User I/Os
XC6SLX150
Differential Pairs Available User I/Os
XC6SLX25T
Differential Pairs Available User I/Os
XC6SLX45T
Differential Pairs Available User I/Os
XC6SLX75T
Differential Pairs Available User I/Os
XC6SLX100T
Differential Pairs Available User I/Os
XC6SLX150T
Differential Pairs
Spartan-6 FPGA Packaging (Advance Spec) UG385 (v1.0) June 2009
www.xilinx.com
Chapter Packaging Overview
Definitions
Table lists definitions used Spartan-6 FPGA packages. Table 1-5: Spartan-6 FPGA Definitions
Direction Description
Name User Pins
user pins capable differential signaling implement pairs. Each user labeled IO_LXXY_#, where: IO_LXXY_# Input/ Output indicates user pin. LXXY indicates differential pair, with unique pair bank [P|N] positive/negative sides differential pair. indicates bank number. Multi-Function Pins IO_LXXY_ZZZ_# Multi-function pins labelled IO_LXXY_ZZZ_#, where represents more following functions addition being general purpose user I/O. used their special function, these pins user I/O. Input SelectMAP mode, through configuration data pins. These pins become user I/Os after configuration, unless SelectMAP port retained. Parallel (SelectMAP BPI) modes, data bus. Bit-serial modes, single-data input. mode, MISO Master Input/Slave Output. modes, MISO1 second bus. Parallel modes, lower-order bits data bus. mode, MISO2 MISO3 MSBs bus. Address A0-A25 address output. These pins become user after configuration. Status output power-saving Suspend mode. SUSPEND dedicated AWAKE multi-function pin. Unless Suspend mode enabled application, AWAKE available user I/O. modes, Master Output/Slave Input (MOSI) connects from FPGA flash slave data input send read commands starting addresses. SelectMAP mode, CSI_B active-low chip-select signal. modes, MISO0 first bus. flash chip select. flash output enable. flash write enable. during configuration. Flash byte selection. High during configuration. Flash byte selection. Parallel modes, parallel daisy-chain chip select. mode, flash chip select.
D0_DIN_MISO_MISO1
Input
D1_MISO2, D2_MISO3
Input Output
AWAKE
Output
MOSI_CSI_B_MISO0
Input/ Output Output Output Output Output Output Output
FCS_B FOE_B FWE_B CSO_B
www.xilinx.com
Spartan-6 FPGA Packaging (Advance Spec) UG385 (v1.0) June 2009
Definitions
Table 1-5:
Spartan-6 FPGA Definitions (Cont'd)
Direction Description Used with LogiCORE designs. instantiation Xilinx core requires either IRDY1 TRDY1 IRDY2 TRDY2. core documentation more details. These pins available user when being used designs. SelectMAP mode, BUSY indicates device status. Bit-serial modes, DOUT gives configuration data down-stream devices daisy chain. SelectMAP mode, this active-low write-enable signal. After configuration needed, RDWR_B become VREF bank When Low, enables pullups before during configuration. When Low, this indicates that configuration memory being cleared. When held Low, start configuration delayed. During configuration, this output indicates that configuration data error occurred. used after configuration (optional) indicate POST_CRC status. System control pins SCP0-SCP7. Used SUSPEND multi-pin wake-up feature. Reserved future use. these pins general-purpose I/O. Configuration mode selection. Parallel (Low) Serial (High). Master (Low) Slave (High). Configuration clock. Output Master mode input Slave mode. Optional user configuration clock input Master modes. These clock pins connect global clock buffers. These pins become regular user I/Os when needed clocks. These input threshold voltage pins. They become user I/Os when external threshold voltage needed (per bank). When used reference voltage within bank, VREF pins within that bank must connected.
Name IRDY1/2, TRDY1/2
Output
DOUT_BUSY
Output
RDWR_B_VREF HSWAPEN
Input Input
INIT_B
Bidirectional (open-drain)
SCPn CMP_MOSI, CMP_MISO, CMP_CLK CCLK USERCCLK GCLK
Input
Input Input/ Output Input Input
VREF_#
Multi-Function Memory Controller Pins M#DQn M#LDQS M#LDQSN M#UDQS Input/ Output Input/ Output Input/ Output Input/ Output Memory controller data D[0:15] bank Memory controller lower data strobe bank Memory controller lower data strobe bank Memory controller upper data strobe bank
Spartan-6 FPGA Packaging (Advance Spec) UG385 (v1.0) June 2009
www.xilinx.com
Chapter Packaging Overview
Table 1-5:
Spartan-6 FPGA Definitions (Cont'd)
Direction Input/ Output Output Output Output Output Output Output Output Output Output Output Output Output Description Memory controller upper data strobe bank Memory controller address A[0:14] bank Memory controller bank address BA[0:2] bank Memory controller lower data mask bank Memory controller upper data mask bank Memory controller clock bank Memory controller active-Low clock bank Memory controller active-Low column address strobe bank Memory controller active-Low address strobe bank Memory controller on-die termination control external memory bank Memory controller write enable bank Memory controller clock enable bank Memory controller reset bank
Name M#UDQSN M#An M#BAn M#LDM M#UDM M#CLK M#CLKN M#CASN M#RASN M#ODT M#WE M#CKE M#RESET Dedicated Pins
DONE_2
Input/ Output
DONE bidirectional signal with optional internal pull-up resistor. output, this indicates completion configuration process. input, level DONE configured delay start-up sequence. Active asynchronous reset configuration logic. This default weak pull-up resistor. Control input power-saving Suspend mode. SUSPEND dedicated AWAKE multi-function pin. Must enabled configuration option. JTAG Boundary-scan clock. JTAG Boundary-scan data input. JTAG Boundary-scan data output. JTAG Boundary-scan mode select.
PROGRAM_B_2
Input
SUSPEND Reserved Pins CMPCS_B
Input Input Input Output Input
Input
When found table text file, indicates that this connected specific device/package combination. However, some devices same package, another name used describe this pin. Reserved. Must connect High.
www.xilinx.com
Spartan-6 FPGA Packaging (Advance Spec) UG385 (v1.0) June 2009
Definitions
Table 1-5:
Spartan-6 FPGA Definitions (Cont'd)
Direction Description
Name Other Pins VBATT VCCAUX VCCINT VCCO_#
Input
Ground. Decryptor memory backup supply. When used, this GND. Only available XC6SLX75, XC6SLX75T, XC6SLX100, XC6SLX100T, XC6SLX150, XC6SLX150T devices. Power-supply pins auxiliary circuits. Power-supply pins internal core logic. Power-supply pins output drivers (per bank). Decryptor EFUSE power supply programming. Only available XC6SLX75, XC6SLX75T, XC6SLX100, XC6SLX100T, XC6SLX150, XC6SLX150T devices. Decryptor EFUSE resistor programming. Only available XC6SLX75, XC6SLX75T, XC6SLX100, XC6SLX100T, XC6SLX150, XC6SLX150T devices.
RFUSE
Input
RocketIO Serial Transceiver Pins (GTPA1_DUAL Primitive) MGTAVCC MGTAVTTTX, MGTAVTTRX MGTAVTTRCAL MGTAVCCPLL0 MGTAVCCPLL1 MGTREFCLK0/1P MGTREFCLK0/1N MGTRREF MGTRXP[0:1] MGTRXN[0:1] MGTTXP[0:1] MGTTXN[0:1]
Notes:
Dedicated pins without bank number (JTAG SUSPEND) powered VCCAUX.
Input Input Input Input Input Output Output
Power-supply transceiver mixed-signal circuitry. Power-supply circuitry.
Power-supply resistor calibration circuit. Power-supply PLL. Positive differential reference clock. Negative differential reference clock. Precision reference resistor internal calibration termination. Positive differential receive port. Negative differential receive port. Positive differential transmit port. Negative differential transmit port.
Spartan-6 FPGA Packaging (Advance Spec) UG385 (v1.0) June 2009
www.xilinx.com
Chapter Packaging Overview
www.xilinx.com
Spartan-6 FPGA Packaging (Advance Spec) UG385 (v1.0) June 2009
Chapter
Pinout Tables
Summary
This chapter includes pinout information tables following packages: Table 2-1, CPG196 Package-LX4, LX9, LX16, page Data currently available devices this package. Table 2-2, TQG144 Package-LX4 LX9, page Data currently available. Table 2-3, CSG225 Package-LX4, LX9, LX16, page Data currently available. Table 2-4, FT(G)256 Package-LX9, LX16, LX25, page Table 2-5, CSG324 Package-LX9, LX16, LX25, LX45, page Table 2-6, CSG324 Package-LX25T LX45T, page Table 2-7, FG(G)484 Package-LX25, LX45, LX75, LX100, LX150, page Data LX75 currently available. Table 2-8, FG(G)484 Package-LX25T, LX45T, LX75T, LX100T, LX150T, page Data LX75T currently available. Table 2-9, CSG484 Package-LX45, LX75, LX100, LX150, page Data currently available devices this package. Table 2-10, CSG484 Package-LX45T, LX75T, LX100T, LX150T, page Data currently available devices this package. Table 2-11, FG(G)676 Package-LX45, page Table 2-12, FG(G)676 Package-LX75, LX100, LX150, page Data LX75 currently available. Table 2-13, FG(G)676 Package-LX75T, LX100T, LX150T, page Data LX75T currently available. Table 2-14, FG(G)900 Package-LX150, page Data currently available devices this package. Table 2-15, FG(G)900 Package-LX100T LX150T, page Data currently available devices this package.
Spartan-6 FPGA Packaging (Advance Spec) UG385 (v1.0) June 2009
www.xilinx.com
Chapter Pinout Tables
CPG196 Package-LX4, LX9, LX16
Table 2-1:
Bank
CPG196 Package-LX4, LX9, LX16
Description Number Connect (NC)
Data currently available devices this package.
TQG144 Package-LX4
Data currently available. Table 2-2:
Bank
TQG144 Package-LX4
Description Number P144 P143 P142 P141 P140 P139 P138 P137 P134 P133 P132 P131 P127 P126 P124 P123 P121 P120 P119 P118 P117 P116 P115 P114 P112 Connect (NC)
IO_L1P_HSWAPEN_0 IO_L1N_VREF_0 IO_L2P_0 IO_L2N_0 IO_L3P_0 IO_L3N_0 IO_L4P_0 IO_L4N_0 IO_L34P_GCLK19_0 IO_L34N_GCLK18_0 IO_L35P_GCLK17_0 IO_L35N_GCLK16_0 IO_L36P_GCLK15_0 IO_L36N_GCLK14_0 IO_L37P_GCLK13_0 IO_L37N_GCLK12_0 IO_L62P_0 IO_L62N_VREF_0 IO_L63P_SCP7_0 IO_L63N_SCP6_0 IO_L64P_SCP5_0 IO_L64N_SCP4_0 IO_L65P_SCP3_0 IO_L65N_SCP2_0 IO_L66P_SCP1_0
www.xilinx.com
Spartan-6 FPGA Packaging (Advance Spec) UG385 (v1.0) June 2009
TQG144 Package-LX4
Table 2-2:
Bank
TQG144 Package-LX4 (Cont'd)
Description Number P111 P109 P110 P107 P106 P105 P104 P102 P101 P100 Connect (NC)
IO_L66N_SCP0_0 IO_L1P_1 IO_L1N_VREF_1 IO_L32P_1 IO_L32N_1 IO_L33P_1 IO_L33N_1 IO_L34P_1 IO_L34N_1 IO_L40P_GCLK11_1 IO_L40N_GCLK10_1 IO_L41P_GCLK9_IRDY1_1 IO_L41N_GCLK8_1 IO_L42P_GCLK7_1 IO_L42N_GCLK6_TRDY1_1 IO_L43P_GCLK5_1 IO_L43N_GCLK4_1 IO_L45P_1 IO_L45N_1 IO_L46P_1 IO_L46N_1 IO_L47P_1 IO_L47N_1 IO_L74P_AWAKE_1 IO_L74N_DOUT_BUSY_1 SUSPEND CMPCS_B_2 DONE_2 IO_L1P_CCLK_2
Spartan-6 FPGA Packaging (Advance Spec) UG385 (v1.0) June 2009
www.xilinx.com
Chapter Pinout Tables
Table 2-2:
Bank
TQG144 Package-LX4 (Cont'd)
Description Number Connect (NC)
IO_L1N_M0_CMPMISO_2 IO_L2P_CMPCLK_2 IO_L2N_CMPMOSI_2 IO_L3P_D0_DIN_MISO_MISO1_2 IO_L3N_MOSI_CSI_B_MISO0_2 IO_L12P_D1_MISO2_2 IO_L12N_D2_MISO3_2 IO_L13P_M1_2 IO_L13N_D10_2 IO_L14P_D11_2 IO_L14N_D12_2 IO_L30P_GCLK1_D13_2 IO_L30N_GCLK0_USERCCLK_2 IO_L31P_GCLK31_D14_2 IO_L31N_GCLK30_D15_2 IO_L48P_D7_2 IO_L48N_RDWR_B_VREF_2 IO_L49P_D3_2 IO_L49N_D4_2 IO_L62P_D5_2 IO_L62N_D6_2 IO_L64P_D8_2 IO_L64N_D9_2 IO_L65P_INIT_B_2 IO_L65N_CSO_B_2 PROGRAM_B_2 IO_L1P_3 IO_L1N_VREF_3 IO_L2P_3 IO_L2N_3 IO_L36P_3 IO_L36N_3 IO_L37P_3
www.xilinx.com
Spartan-6 FPGA Packaging (Advance Spec) UG385 (v1.0) June 2009
TQG144 Package-LX4
Table 2-2:
Bank
TQG144 Package-LX4 (Cont'd)
Description Number P108 P113 P130 P136 P129 Connect (NC)
IO_L37N_3 IO_L41P_GCLK27_3 IO_L41N_GCLK26_3 IO_L42P_GCLK25_TRDY2_3 IO_L42N_GCLK24_3 IO_L43P_GCLK23_3 IO_L43N_GCLK22_IRDY2_3 IO_L44P_GCLK21_3 IO_L44N_GCLK20_3 IO_L49P_3 IO_L49N_3 IO_L50P_3 IO_L50N_3 IO_L51P_3 IO_L51N_3 IO_L52P_3 IO_L52N_3 IO_L83P_3 IO_L83N_VREF_3 VCCAUX
Spartan-6 FPGA Packaging (Advance Spec) UG385 (v1.0) June 2009
www.xilinx.com
Chapter Pinout Tables
Table 2-2:
Bank
TQG144 Package-LX4 (Cont'd)
Description Number P128 P122 P125 P135 P103 Connect (NC)
VCCAUX VCCAUX VCCAUX VCCAUX VCCINT VCCINT VCCINT VCCINT VCCINT VCCO_0 VCCO_0 VCCO_0 VCCO_1 VCCO_1 VCCO_1 VCCO_2 VCCO_2 VCCO_3 VCCO_3 VCCO_3
www.xilinx.com
Spartan-6 FPGA Packaging (Advance Spec) UG385 (v1.0) June 2009
CSG225 Package-LX4, LX9, LX16
CSG225 Package-LX4, LX9, LX16
Data currently available. Table 2-3:
Bank
CSG225 Package-LX4, LX9, LX16
Description Number Connect (NC)
IO_L1P_HSWAPEN_0 IO_L1N_VREF_0 IO_L2P_0 IO_L2N_0 IO_L3P_0 IO_L3N_0 IO_L4P_0 IO_L4N_0 IO_L5P_0 IO_L5N_0 IO_L6P_0 IO_L6N_0 IO_L7P_0 IO_L7N_0 IO_L33P_0 IO_L33N_0 IO_L34P_GCLK19_0 IO_L34N_GCLK18_0 IO_L35P_GCLK17_0 IO_L35N_GCLK16_0 IO_L36P_GCLK15_0 IO_L36N_GCLK14_0 IO_L37P_GCLK13_0 IO_L37N_GCLK12_0 IO_L38P_0 IO_L38N_VREF_0 IO_L39P_0 IO_L39N_0 IO_L40P_0 IO_L40N_0
Spartan-6 FPGA Packaging (Advance Spec) UG385 (v1.0) June 2009
www.xilinx.com
Chapter Pinout Tables
Table 2-3:
Bank
CSG225 Package-LX4, LX9, LX16 (Cont'd)
Description Number Connect (NC)
IO_L62P_0 IO_L62N_VREF_0 IO_L63P_SCP7_0 IO_L63N_SCP6_0 IO_L64P_SCP5_0 IO_L64N_SCP4_0 IO_L65P_SCP3_0 IO_L65N_SCP2_0 IO_L66P_SCP1_0 IO_L66N_SCP0_0 IO_L1P_A25_1 IO_L1N_A24_VREF_1 IO_L30P_A21_M1RESET_1 IO_L30N_A20_M1A11_1 IO_L31P_A19_M1CKE_1 IO_L31N_A18_M1A12_1 IO_L32P_A17_M1A8_1 IO_L32N_A16_M1A9_1 IO_L33P_A15_M1A10_1 IO_L33N_A14_M1A4_1 IO_L34P_A13_M1WE_1 IO_L34N_A12_M1BA2_1 IO_L35P_A11_M1A7_1 IO_L35N_A10_M1A2_1 IO_L36P_A9_M1BA0_1 IO_L36N_A8_M1BA1_1 IO_L37P_A7_M1A0_1 IO_L37N_A6_M1A1_1 IO_L38P_A5_M1CLK_1
www.xilinx.com
Spartan-6 FPGA Packaging (Advance Spec) UG385 (v1.0) June 2009
CSG225 Package-LX4, LX9, LX16
Table 2-3:
Bank
CSG225 Package-LX4, LX9, LX16 (Cont'd)
Description Number Connect (NC)
IO_L38N_A4_M1CLKN_1 IO_L39P_M1A3_1 IO_L39N_M1ODT_1 IO_L40P_GCLK11_M1A5_1 IO_L40N_GCLK10_M1A6_1 IO_L41P_GCLK9_IRDY1_M1RASN_1 IO_L41N_GCLK8_M1CASN_1 IO_L42P_GCLK7_M1UDM_1 IO_L42N_GCLK6_TRDY1_M1LDM_1 IO_L43P_GCLK5_M1DQ4_1 IO_L43N_GCLK4_M1DQ5_1 IO_L44P_A3_M1DQ6_1 IO_L44N_A2_M1DQ7_1 IO_L45P_A1_M1LDQS_1 IO_L45N_A0_M1LDQSN_1 IO_L46P_FCS_B_M1DQ2_1 IO_L46N_FOE_B_M1DQ3_1 IO_L47P_FWE_B_M1DQ0_1 IO_L47N_LDC_M1DQ1_1 IO_L74P_AWAKE_1 IO_L74N_DOUT_BUSY_1 SUSPEND CMPCS_B_2 DONE_2 IO_L1P_CCLK_2 IO_L1N_M0_CMPMISO_2 IO_L2P_CMPCLK_2 IO_L2N_CMPMOSI_2 IO_L3P_D0_DIN_MISO_MISO1_2 IO_L3N_MOSI_CSI_B_MISO0_2 IO_L12P_D1_MISO2_2 IO_L12N_D2_MISO3_2 IO_L13P_M1_2
Spartan-6 FPGA Packaging (Advance Spec) UG385 (v1.0) June 2009
www.xilinx.com
Chapter Pinout Tables
Table 2-3:
Bank
CSG225 Package-LX4, LX9, LX16 (Cont'd)
Description Number Connect (NC)
IO_L13N_D10_2 IO_L14P_D11_2 IO_L14N_D12_2 IO_L15P_2 IO_L15N_2 IO_L16P_2 IO_L16N_VREF_2 IO_L29P_GCLK3_2 IO_L29N_GCLK2_2 IO_L30P_GCLK1_D13_2 IO_L30N_GCLK0_USERCCLK_2 IO_L31P_GCLK31_D14_2 IO_L31N_GCLK30_D15_2 IO_L32P_GCLK29_2 IO_L32N_GCLK28_2 IO_L47P_2 IO_L47N_2 IO_L48P_D7_2 IO_L48N_RDWR_B_VREF_2 IO_L49P_D3_2 IO_L49N_D4_2 IO_L62P_D5_2 IO_L62N_D6_2 IO_L63P_2 IO_L63N_2 IO_L64P_D8_2 IO_L64N_D9_2 IO_L65P_INIT_B_2 IO_L65N_CSO_B_2 PROGRAM_B_2 IO_L1P_3 IO_L1N_VREF_3 IO_L2P_3
www.xilinx.com
Spartan-6 FPGA Packaging (Advance Spec) UG385 (v1.0) June 2009
CSG225 Package-LX4, LX9, LX16
Table 2-3:
Bank
CSG225 Package-LX4, LX9, LX16 (Cont'd)
Description Number Connect (NC)
IO_L2N_3 IO_L37P_M3DQ0_3 IO_L37N_M3DQ1_3 IO_L38P_M3DQ2_3 IO_L38N_M3DQ3_3 IO_L39P_M3LDQS_3 IO_L39N_M3LDQSN_3 IO_L40P_M3DQ6_3 IO_L40N_M3DQ7_3 IO_L41P_GCLK27_M3DQ4_3 IO_L41N_GCLK26_M3DQ5_3 IO_L42P_GCLK25_TRDY2_M3UDM_3 IO_L42N_GCLK24_M3LDM_3 IO_L43P_GCLK23_M3RASN_3 IO_L43N_GCLK22_IRDY2_M3CASN_3 IO_L44P_GCLK21_M3A5_3 IO_L44N_GCLK20_M3A6_3 IO_L45P_M3A3_3 IO_L45N_M3ODT_3 IO_L46P_M3CLK_3 IO_L46N_M3CLKN_3 IO_L47P_M3A0_3 IO_L47N_M3A1_3 IO_L48P_M3BA0_3 IO_L48N_M3BA1_3 IO_L49P_M3A7_3 IO_L49N_M3A2_3 IO_L50P_M3WE_3 IO_L50N_M3BA2_3 IO_L51P_M3A10_3 IO_L51N_M3A4_3 IO_L52P_M3A8_3 IO_L52N_M3A9_3
Spartan-6 FPGA Packaging (Advance Spec) UG385 (v1.0) June 2009
www.xilinx.com
Chapter Pinout Tables
Table 2-3:
Bank
CSG225 Package-LX4, LX9, LX16 (Cont'd)
Description Number Connect (NC)
IO_L53P_M3CKE_3 IO_L53N_M3A12_3 IO_L54P_M3RESET_3 IO_L54N_M3A11_3 IO_L83P_3 IO_L83N_VREF_3 VCCAUX VCCAUX
www.xilinx.com
Spartan-6 FPGA Packaging (Advance Spec) UG385 (v1.0) June 2009
CSG225 Package-LX4, LX9, LX16
Table 2-3:
Bank
CSG225 Package-LX4, LX9, LX16 (Cont'd)
Description Number Connect (NC)
VCCAUX VCCAUX VCCAUX VCCAUX VCCAUX VCCAUX VCCINT VCCINT VCCINT VCCINT VCCINT VCCINT VCCINT VCCINT VCCO_0 VCCO_0 VCCO_0 VCCO_0 VCCO_1 VCCO_1 VCCO_1 VCCO_1 VCCO_2 VCCO_2 VCCO_2 VCCO_2 VCCO_3 VCCO_3 VCCO_3 VCCO_3
Spartan-6 FPGA Packaging (Advance Spec) UG385 (v1.0) June 2009
www.xilinx.com
Chapter Pinout Tables
FT(G)256 Package-LX9, LX16, LX25
Table 2-4:
Bank
FT(G)256 Package-LX9, LX16, LX25
Description Number Connect (NC)
IO_L1P_HSWAPEN_0 IO_L1N_VREF_0 IO_L2P_0 IO_L2N_0 IO_L3P_0 IO_L3N_0 IO_L4P_0 IO_L4N_0 IO_L5P_0 IO_L5N_0 IO_L6P_0 IO_L6N_0 IO_L7P_0 IO_L7N_0 IO_L33P_0 IO_L33N_0 IO_L34P_GCLK19_0 IO_L34N_GCLK18_0 IO_L35P_GCLK17_0 IO_L35N_GCLK16_0 IO_L36P_GCLK15_0 IO_L36N_GCLK14_0 IO_L37P_GCLK13_0 IO_L37N_GCLK12_0 IO_L38P_0 IO_L38N_VREF_0 IO_L39P_0 IO_L39N_0 IO_L40P_0 IO_L40N_0 IO_L62P_0
www.xilinx.com
Spartan-6 FPGA Packaging (Advance Spec) UG385 (v1.0) June 2009
FT(G)256 Package-LX9, LX16, LX25
Table 2-4:
Bank
FT(G)256 Package-LX9, LX16, LX25 (Cont'd)
Description Number Connect (NC)
IO_L62N_VREF_0 IO_L63P_SCP7_0 IO_L63N_SCP6_0 IO_L64P_SCP5_0 IO_L64N_SCP4_0 IO_L65P_SCP3_0 IO_L65N_SCP2_0 IO_L66P_SCP1_0 IO_L66N_SCP0_0 IO_L1P_A25_1 IO_L1N_A24_VREF_1 IO_L29P_A23_M1A13_1 IO_L29N_A22_M1A14_1 IO_L30P_A21_M1RESET_1 IO_L30N_A20_M1A11_1 IO_L31P_A19_M1CKE_1 IO_L31N_A18_M1A12_1 IO_L32P_A17_M1A8_1 IO_L32N_A16_M1A9_1 IO_L33P_A15_M1A10_1 IO_L33N_A14_M1A4_1 IO_L34P_A13_M1WE_1 IO_L34N_A12_M1BA2_1 IO_L35P_A11_M1A7_1 IO_L35N_A10_M1A2_1 IO_L36P_A9_M1BA0_1 IO_L36N_A8_M1BA1_1 IO_L37P_A7_M1A0_1 IO_L37N_A6_M1A1_1
Spartan-6 FPGA Packaging (Advance Spec) UG385 (v1.0) June 2009
www.xilinx.com
Chapter Pinout Tables
Table 2-4:
Bank
FT(G)256 Package-LX9, LX16, LX25 (Cont'd)
Description Number Connect (NC)
IO_L38P_A5_M1CLK_1 IO_L38N_A4_M1CLKN_1 IO_L39P_M1A3_1 IO_L39N_M1ODT_1 IO_L40P_GCLK11_M1A5_1 IO_L40N_GCLK10_M1A6_1 IO_L41P_GCLK9_IRDY1_M1RASN_1 IO_L41N_GCLK8_M1CASN_1 IO_L42P_GCLK7_M1UDM_1 IO_L42N_GCLK6_TRDY1_M1LDM_1 IO_L43P_GCLK5_M1DQ4_1 IO_L43N_GCLK4_M1DQ5_1 IO_L44P_A3_M1DQ6_1 IO_L44N_A2_M1DQ7_1 IO_L45P_A1_M1LDQS_1 IO_L45N_A0_M1LDQSN_1 IO_L46P_FCS_B_M1DQ2_1 IO_L46N_FOE_B_M1DQ3_1 IO_L47P_FWE_B_M1DQ0_1 IO_L47N_LDC_M1DQ1_1 IO_L48P_HDC_M1DQ8_1 IO_L48N_M1DQ9_1 IO_L49P_M1DQ10_1 IO_L49N_M1DQ11_1 IO_L50P_M1UDQS_1 IO_L50N_M1UDQSN_1 IO_L51P_M1DQ12_1 IO_L51N_M1DQ13_1 IO_L52P_M1DQ14_1 IO_L52N_M1DQ15_1 IO_L53P_1 IO_L53N_VREF_1 IO_L74P_AWAKE_1
www.xilinx.com
Spartan-6 FPGA Packaging (Advance Spec) UG385 (v1.0) June 2009
FT(G)256 Package-LX9, LX16, LX25
Table 2-4:
Bank
FT(G)256 Package-LX9, LX16, LX25 (Cont'd)
Description Number Connect (NC)
IO_L74N_DOUT_BUSY_1 SUSPEND CMPCS_B_2 DONE_2 IO_L1P_CCLK_2 IO_L1N_M0_CMPMISO_2 IO_L2P_CMPCLK_2 IO_L2N_CMPMOSI_2 IO_L3P_D0_DIN_MISO_MISO1_2 IO_L3N_MOSI_CSI_B_MISO0_2 IO_L12P_D1_MISO2_2 IO_L12N_D2_MISO3_2 IO_L13P_M1_2 IO_L13N_D10_2 IO_L14P_D11_2 IO_L14N_D12_2 IO_L16P_2 IO_L16N_VREF_2 IO_L23P_2 IO_L23N_2 IO_L29P_GCLK3_2 IO_L29N_GCLK2_2 IO_L30P_GCLK1_D13_2 IO_L30N_GCLK0_USERCCLK_2 IO_L31P_GCLK31_D14_2 IO_L31N_GCLK30_D15_2 IO_L32P_GCLK29_2 IO_L32N_GCLK28_2 IO_L47P_2 IO_L47N_2 IO_L48P_D7_2 IO_L48N_RDWR_B_VREF_2 IO_L49P_D3_2
Spartan-6 FPGA Packaging (Advance Spec) UG385 (v1.0) June 2009
www.xilinx.com
Chapter Pinout Tables
Table 2-4:
Bank
FT(G)256 Package-LX9, LX16, LX25 (Cont'd)
Description Number Connect (NC)
IO_L49N_D4_2 IO_L62P_D5_2 IO_L62N_D6_2 IO_L63P_2 IO_L63N_2 IO_L64P_D8_2 IO_L64N_D9_2 IO_L65P_INIT_B_2 IO_L65N_CSO_B_2 PROGRAM_B_2 IO_L1P_3 IO_L1N_VREF_3 IO_L2P_3 IO_L2N_3 IO_L32P_M3DQ14_3 IO_L32N_M3DQ15_3 IO_L33P_M3DQ12_3 IO_L33N_M3DQ13_3 IO_L34P_M3UDQS_3 IO_L34N_M3UDQSN_3 IO_L35P_M3DQ10_3 IO_L35N_M3DQ11_3 IO_L36P_M3DQ8_3 IO_L36N_M3DQ9_3 IO_L37P_M3DQ0_3 IO_L37N_M3DQ1_3 IO_L38P_M3DQ2_3 IO_L38N_M3DQ3_3 IO_L39P_M3LDQS_3 IO_L39N_M3LDQSN_3 IO_L40P_M3DQ6_3 IO_L40N_M3DQ7_3 IO_L41P_GCLK27_M3DQ4_3
www.xilinx.com
Spartan-6 FPGA Packaging (Advance Spec) UG385 (v1.0) June 2009
FT(G)256 Package-LX9, LX16, LX25
Table 2-4:
Bank
FT(G)256 Package-LX9, LX16, LX25 (Cont'd)
Description Number Connect (NC)
IO_L41N_GCLK26_M3DQ5_3 IO_L42P_GCLK25_TRDY2_M3UDM_3 IO_L42N_GCLK24_M3LDM_3 IO_L43P_GCLK23_M3RASN_3 IO_L43N_GCLK22_IRDY2_M3CASN_3 IO_L44P_GCLK21_M3A5_3 IO_L44N_GCLK20_M3A6_3 IO_L45P_M3A3_3 IO_L45N_M3ODT_3 IO_L46P_M3CLK_3 IO_L46N_M3CLKN_3 IO_L47P_M3A0_3 IO_L47N_M3A1_3 IO_L48P_M3BA0_3 IO_L48N_M3BA1_3 IO_L49P_M3A7_3 IO_L49N_M3A2_3 IO_L50P_M3WE_3 IO_L50N_M3BA2_3 IO_L51P_M3A10_3 IO_L51N_M3A4_3 IO_L52P_M3A8_3 IO_L52N_M3A9_3 IO_L53P_M3CKE_3 IO_L53N_M3A12_3 IO_L54P_M3RESET_3 IO_L54N_M3A11_3 IO_L55P_M3A13_3 IO_L55N_M3A14_3 IO_L83P_3 IO_L83N_VREF_3
Spartan-6 FPGA Packaging (Advance Spec) UG385 (v1.0) June 2009
www.xilinx.com
Chapter Pinout Tables
Table 2-4:
Bank
FT(G)256 Package-LX9, LX16, LX25 (Cont'd)
Description Number Connect (NC)
VCCAUX VCCAUX VCCAUX VCCAUX VCCAUX VCCAUX VCCAUX VCCAUX VCCINT
www.xilinx.com
Spartan-6 FPGA Packaging (Advance Spec) UG385 (v1.0) June 2009
FT(G)256 Package-LX9, LX16, LX25
Table 2-4:
Bank
FT(G)256 Package-LX9, LX16, LX25 (Cont'd)
Description Number Connect (NC)
VCCINT VCCINT VCCINT VCCINT VCCINT VCCINT VCCINT VCCO_0 VCCO_0 VCCO_0 VCCO_0 VCCO_0 VCCO_1 VCCO_1 VCCO_1 VCCO_1 VCCO_1 VCCO_1 VCCO_2 VCCO_2 VCCO_2 VCCO_2 VCCO_3 VCCO_3 VCCO_3 VCCO_3 VCCO_3
Spartan-6 FPGA Packaging (Advance Spec) UG385 (v1.0) June 2009
www.xilinx.com
Chapter Pinout Tables
CSG324 Package-LX9, LX16, LX25, LX45
Table 2-5:
Bank
CSG324 Package-LX9, LX16, LX25, LX45
Description Number LX9, LX25, LX45 LX9, LX25, LX45 LX9, LX25, LX45 LX9, LX25, LX45 LX9, LX25, LX45 LX9, LX25, LX45 Connect (NC)
IO_L1P_HSWAPEN_0 IO_L1N_VREF_0 IO_L2P_0 IO_L2N_0 IO_L3P_0 IO_L3N_0 IO_L4P_0 IO_L4N_0 IO_L5P_0 IO_L5N_0 IO_L6P_0 IO_L6N_0 IO_L7P_0 IO_L7N_0 IO_L8P_0 IO_L8N_VREF_0 IO_L9P_0 IO_L9N_0 IO_L10P_0 IO_L10N_0 IO_L11P_0 IO_L11N_0 IO_L32P_0 IO_L32N_0 IO_L33P_0 IO_L33N_0 IO_L34P_GCLK19_0 IO_L34N_GCLK18_0 IO_L35P_GCLK17_0 IO_L35N_GCLK16_0 IO_L36P_GCLK15_0
www.xilinx.com
Spartan-6 FPGA Packaging (Advance Spec) UG385 (v1.0) June 2009
CSG324 Package-LX9, LX16, LX25, LX45
Table 2-5:
Bank
CSG324 Package-LX9, LX16, LX25, LX45 (Cont'd)
Description Number LX9, LX45 LX9, LX45 LX9, LX45 LX9, LX45 LX9, LX45 LX9, LX45 LX9, LX45 LX9, LX45 Connect (NC)
IO_L36N_GCLK14_0 IO_L37P_GCLK13_0 IO_L37N_GCLK12_0 IO_L38P_0 IO_L38N_VREF_0 IO_L39P_0 IO_L39N_0 IO_L40P_0 IO_L40N_0 IO_L41P_0 IO_L41N_0 IO_L42P_0 IO_L42N_0 IO_L47P_0 IO_L47N_0 IO_L50P_0 IO_L50N_0 IO_L51P_0 IO_L51N_0 IO_L62P_0 IO_L62N_VREF_0 IO_L63P_SCP7_0 IO_L63N_SCP6_0 IO_L64P_SCP5_0 IO_L64N_SCP4_0 IO_L65P_SCP3_0 IO_L65N_SCP2_0 IO_L66P_SCP1_0 IO_L66N_SCP0_0
Spartan-6 FPGA Packaging (Advance Spec) UG385 (v1.0) June 2009
www.xilinx.com
Chapter Pinout Tables
Table 2-5:
Bank
CSG324 Package-LX9, LX16, LX25, LX45 (Cont'd)
Description Number Connect (NC)
IO_L1P_A25_1 IO_L1N_A24_VREF_1 IO_L29P_A23_M1A13_1 IO_L29N_A22_M1A14_1 IO_L30P_A21_M1RESET_1 IO_L30N_A20_M1A11_1 IO_L31P_A19_M1CKE_1 IO_L31N_A18_M1A12_1 IO_L32P_A17_M1A8_1 IO_L32N_A16_M1A9_1 IO_L33P_A15_M1A10_1 IO_L33N_A14_M1A4_1 IO_L34P_A13_M1WE_1 IO_L34N_A12_M1BA2_1 IO_L35P_A11_M1A7_1 IO_L35N_A10_M1A2_1 IO_L36P_A9_M1BA0_1 IO_L36N_A8_M1BA1_1 IO_L37P_A7_M1A0_1 IO_L37N_A6_M1A1_1 IO_L38P_A5_M1CLK_1 IO_L38N_A4_M1CLKN_1 IO_L39P_M1A3_1 IO_L39N_M1ODT_1 IO_L40P_GCLK11_M1A5_1 IO_L40N_GCLK10_M1A6_1 IO_L41P_GCLK9_IRDY1_M1RASN_1 IO_L41N_GCLK8_M1CASN_1 IO_L42P_GCLK7_M1UDM_1 IO_L42N_GCLK6_TRDY1_M1LDM_1 IO_L43P_GCLK5_M1DQ4_1 IO_L43N_GCLK4_M1DQ5_1 IO_L44P_A3_M1DQ6_1
www.xilinx.com
Spartan-6 FPGA Packaging (Advance Spec) UG385 (v1.0) June 2009
CSG324 Package-LX9, LX16, LX25, LX45
Table 2-5:
Bank
CSG324 Package-LX9, LX16, LX25, LX45 (Cont'd)
Description Number Connect (NC)
IO_L44N_A2_M1DQ7_1 IO_L45P_A1_M1LDQS_1 IO_L45N_A0_M1LDQSN_1 IO_L46P_FCS_B_M1DQ2_1 IO_L46N_FOE_B_M1DQ3_1 IO_L47P_FWE_B_M1DQ0_1 IO_L47N_LDC_M1DQ1_1 IO_L48P_HDC_M1DQ8_1 IO_L48N_M1DQ9_1 IO_L49P_M1DQ10_1 IO_L49N_M1DQ11_1 IO_L50P_M1UDQS_1 IO_L50N_M1UDQSN_1 IO_L51P_M1DQ12_1 IO_L51N_M1DQ13_1 IO_L52P_M1DQ14_1 IO_L52N_M1DQ15_1 IO_L53P_1 IO_L53N_VREF_1 IO_L61P_1 IO_L61N_1 IO_L74P_AWAKE_1 IO_L74N_DOUT_BUSY_1 SUSPEND CMPCS_B_2 DONE_2 IO_L1P_CCLK_2 IO_L1N_M0_CMPMISO_2 IO_L2P_CMPCLK_2 IO_L2N_CMPMOSI_2 IO_L3P_D0_DIN_MISO_MISO1_2 IO_L3N_MOSI_CSI_B_MISO0_2 IO_L5P_2
Spartan-6 FPGA Packaging (Advance Spec) UG385 (v1.0) June 2009
www.xilinx.com
Chapter Pinout Tables
Table 2-5:
Bank
CSG324 Package-LX9, LX16, LX25, LX45 (Cont'd)
Description Number Connect (NC)
IO_L5N_2 IO_L12P_D1_MISO2_2 IO_L12N_D2_MISO3_2 IO_L13P_M1_2 IO_L13N_D10_2 IO_L14P_D11_2 IO_L14N_D12_2 IO_L15P_2 IO_L15N_2 IO_L16P_2 IO_L16N_VREF_2 IO_L19P_2 IO_L19N_2 IO_L20P_2 IO_L20N_2 IO_L22P_2 IO_L22N_2 IO_L23P_2 IO_L23N_2 IO_L29P_GCLK3_2 IO_L29N_GCLK2_2 IO_L30P_GCLK1_D13_2 IO_L30N_GCLK0_USERCCLK_2 IO_L31P_GCLK31_D14_2 IO_L31N_GCLK30_D15_2 IO_L32P_GCLK29_2 IO_L32N_GCLK28_2 IO_L40P_2 IO_L40N_2 IO_L41P_2 IO_L41N_VREF_2 IO_L43P_2 IO_L43N_2
www.xilinx.com
Spartan-6 FPGA Packaging (Advance Spec) UG385 (v1.0) June 2009
CSG324 Package-LX9, LX16, LX25, LX45
Table 2-5:
Bank
CSG324 Package-LX9, LX16, LX25, LX45 (Cont'd)
Description Number Connect (NC)
IO_L44P_2 IO_L44N_2 IO_L45P_2 IO_L45N_2 IO_L46P_2 IO_L46N_2 IO_L47P_2 IO_L47N_2 IO_L48P_D7_2 IO_L48N_RDWR_B_VREF_2 IO_L49P_D3_2 IO_L49N_D4_2 IO_L62P_D5_2 IO_L62N_D6_2 IO_L63P_2 IO_L63N_2 IO_L64P_D8_2 IO_L64N_D9_2 IO_L65P_INIT_B_2 IO_L65N_CSO_B_2 PROGRAM_B_2 IO_L1P_3 IO_L1N_VREF_3 IO_L2P_3 IO_L2N_3 IO_L31P_3 IO_L31N_VREF_3 IO_L32P_M3DQ14_3 IO_L32N_M3DQ15_3 IO_L33P_M3DQ12_3 IO_L33N_M3DQ13_3 IO_L34P_M3UDQS_3 IO_L34N_M3UDQSN_3
Spartan-6 FPGA Packaging (Advance Spec) UG385 (v1.0) June 2009
www.xilinx.com
Chapter Pinout Tables
Table 2-5:
Bank
CSG324 Package-LX9, LX16, LX25, LX45 (Cont'd)
Description Number Connect (NC)
IO_L35P_M3DQ10_3 IO_L35N_M3DQ11_3 IO_L36P_M3DQ8_3 IO_L36N_M3DQ9_3 IO_L37P_M3DQ0_3 IO_L37N_M3DQ1_3 IO_L38P_M3DQ2_3 IO_L38N_M3DQ3_3 IO_L39P_M3LDQS_3 IO_L39N_M3LDQSN_3 IO_L40P_M3DQ6_3 IO_L40N_M3DQ7_3 IO_L41P_GCLK27_M3DQ4_3 IO_L41N_GCLK26_M3DQ5_3 IO_L42P_GCLK25_TRDY2_M3UDM_3 IO_L42N_GCLK24_M3LDM_3 IO_L43P_GCLK23_M3RASN_3 IO_L43N_GCLK22_IRDY2_M3CASN_3 IO_L44P_GCLK21_M3A5_3 IO_L44N_GCLK20_M3A6_3 IO_L45P_M3A3_3 IO_L45N_M3ODT_3 IO_L46P_M3CLK_3 IO_L46N_M3CLKN_3 IO_L47P_M3A0_3 IO_L47N_M3A1_3 IO_L48P_M3BA0_3 IO_L48N_M3BA1_3 IO_L49P_M3A7_3 IO_L49N_M3A2_3 IO_L50P_M3WE_3 IO_L50N_M3BA2_3 IO_L51P_M3A10_3
www.xilinx.com
Spartan-6 FPGA Packaging (Advance Spec) UG385 (v1.0) June 2009
CSG324 Package-LX9, LX16, LX25, LX45
Table 2-5:
Bank
CSG324 Package-LX9, LX16, LX25, LX45 (Cont'd)
Description Number Connect (NC)
IO_L51N_M3A4_3 IO_L52P_M3A8_3 IO_L52N_M3A9_3 IO_L53P_M3CKE_3 IO_L53N_M3A12_3 IO_L54P_M3RESET_3 IO_L54N_M3A11_3 IO_L55P_M3A13_3 IO_L55N_M3A14_3 IO_L83P_3 IO_L83N_VREF_3
Spartan-6 FPGA Packaging (Advance Spec) UG385 (v1.0) June 2009
www.xilinx.com
Chapter Pinout Tables
Table 2-5:
Bank
CSG324 Package-LX9, LX16, LX25, LX45 (Cont'd)
Description Number Connect (NC)
VCCAUX VCCAUX VCCAUX VCCAUX VCCAUX VCCAUX VCCAUX VCCAUX VCCAUX VCCAUX VCCAUX VCCAUX VCCINT VCCINT VCCINT VCCINT VCCINT VCCINT
www.xilinx.com
Spartan-6 FPGA Packaging (Advance Spec) UG385 (v1.0) June 2009
CSG324 Package-LX9, LX16, LX25, LX45
Table 2-5:
Bank
CSG324 Package-LX9, LX16, LX25, LX45 (Cont'd)
Description Number Connect (NC)
VCCINT VCCINT VCCINT VCCINT VCCINT VCCO_0 VCCO_0 VCCO_0 VCCO_0 VCCO_0 VCCO_0 VCCO_1 VCCO_1 VCCO_1 VCCO_1 VCCO_1 VCCO_1 VCCO_2 VCCO_2 VCCO_2 VCCO_2 VCCO_2 VCCO_2 VCCO_3 VCCO_3 VCCO_3 VCCO_3 VCCO_3 VCCO_3
Spartan-6 FPGA Packaging (Advance Spec) UG385 (v1.0) June 2009
www.xilinx.com
Chapter Pinout Tables
CSG324 Package-LX25T LX45T
Table 2-6:
Bank
CSG324 Package-LX25T LX45T
Description Number Connect (NC)
IO_L1P_HSWAPEN_0 IO_L1N_VREF_0 IO_L2P_0 IO_L2N_0 IO_L34P_GCLK19_0 IO_L34N_GCLK18_0 IO_L35P_GCLK17_0 IO_L35N_GCLK16_0 IO_L36P_GCLK15_0 IO_L36N_GCLK14_0 IO_L37P_GCLK13_0 IO_L37N_GCLK12_0 IO_L64P_SCP5_0 IO_L64N_SCP4_0 IO_L65P_SCP3_0 IO_L65N_SCP2_0 IO_L66P_SCP1_0 IO_L66N_SCP0_0 IO_L1P_A25_1 IO_L1N_A24_VREF_1 IO_L29P_A23_M1A13_1 IO_L29N_A22_M1A14_1 IO_L30P_A21_M1RESET_1 IO_L30N_A20_M1A11_1 IO_L31P_A19_M1CKE_1 IO_L31N_A18_M1A12_1 IO_L32P_A17_M1A8_1
www.xilinx.com
Spartan-6 FPGA Packaging (Advance Spec) UG385 (v1.0) June 2009
CSG324 Package-LX25T LX45T
Table 2-6:
Bank
CSG324 Package-LX25T LX45T (Cont'd)
Description Number Connect (NC)
IO_L32N_A16_M1A9_1 IO_L33P_A15_M1A10_1 IO_L33N_A14_M1A4_1 IO_L34P_A13_M1WE_1 IO_L34N_A12_M1BA2_1 IO_L35P_A11_M1A7_1 IO_L35N_A10_M1A2_1 IO_L36P_A9_M1BA0_1 IO_L36N_A8_M1BA1_1 IO_L37P_A7_M1A0_1 IO_L37N_A6_M1A1_1 IO_L38P_A5_M1CLK_1 IO_L38N_A4_M1CLKN_1 IO_L39P_M1A3_1 IO_L39N_M1ODT_1 IO_L40P_GCLK11_M1A5_1 IO_L40N_GCLK10_M1A6_1 IO_L41P_GCLK9_IRDY1_M1RASN_1 IO_L41N_GCLK8_M1CASN_1 IO_L42P_GCLK7_M1UDM_1 IO_L42N_GCLK6_TRDY1_M1LDM_1 IO_L43P_GCLK5_M1DQ4_1 IO_L43N_GCLK4_M1DQ5_1 IO_L44P_A3_M1DQ6_1 IO_L44N_A2_M1DQ7_1 IO_L45P_A1_M1LDQS_1 IO_L45N_A0_M1LDQSN_1 IO_L46P_FCS_B_M1DQ2_1 IO_L46N_FOE_B_M1DQ3_1 IO_L47P_FWE_B_M1DQ0_1 IO_L47N_LDC_M1DQ1_1 IO_L48P_HDC_M1DQ8_1 IO_L48N_M1DQ9_1
Spartan-6 FPGA Packaging (Advance Spec) UG385 (v1.0) June 2009
www.xilinx.com
Chapter Pinout Tables
Table 2-6:
Bank
CSG324 Package-LX25T LX45T (Cont'd)
Description Number Connect (NC)
IO_L49P_M1DQ10_1 IO_L49N_M1DQ11_1 IO_L50P_M1UDQS_1 IO_L50N_M1UDQSN_1 IO_L51P_M1DQ12_1 IO_L51N_M1DQ13_1 IO_L52P_M1DQ14_1 IO_L52N_M1DQ15_1 IO_L53P_1 IO_L53N_VREF_1 IO_L61P_1 IO_L61N_1 IO_L74P_AWAKE_1 IO_L74N_DOUT_BUSY_1 SUSPEND CMPCS_B_2 DONE_2 IO_L1P_CCLK_2 IO_L1N_M0_CMPMISO_2 IO_L2P_CMPCLK_2 IO_L2N_CMPMOSI_2 IO_L3P_D0_DIN_MISO_MISO1_2 IO_L3N_MOSI_CSI_B_MISO0_2 IO_L5P_2 IO_L5N_2 IO_L12P_D1_MISO2_2 IO_L12N_D2_MISO3_2 IO_L13P_M1_2 IO_L13N_D10_2 IO_L14P_D11_2 IO_L14N_D12_2 IO_L15P_2 IO_L15N_2
www.xilinx.com
Spartan-6 FPGA Packaging (Advance Spec) UG385 (v1.0) June 2009
CSG324 Package-LX25T LX45T
Table 2-6:
Bank
CSG324 Package-LX25T LX45T (Cont'd)
Description Number Connect (NC)
IO_L16P_2 IO_L16N_VREF_2 IO_L19P_2 IO_L19N_2 IO_L20P_2 IO_L20N_2 IO_L22P_2 IO_L22N_2 IO_L23P_2 IO_L23N_2 IO_L29P_GCLK3_2 IO_L29N_GCLK2_2 IO_L30P_GCLK1_D13_2 IO_L30N_GCLK0_USERCCLK_2 IO_L31P_GCLK31_D14_2 IO_L31N_GCLK30_D15_2 IO_L32P_GCLK29_2 IO_L32N_GCLK28_2 IO_L40P_2 IO_L40N_2 IO_L41P_2 IO_L41N_VREF_2 IO_L43P_2 IO_L43N_2 IO_L44P_2 IO_L44N_2 IO_L45P_2 IO_L45N_2 IO_L46P_2 IO_L46N_2 IO_L47P_2 IO_L47N_2 IO_L48P_D7_2
Spartan-6 FPGA Packaging (Advance Spec) UG385 (v1.0) June 2009
www.xilinx.com
Chapter Pinout Tables
Table 2-6:
Bank
CSG324 Package-LX25T LX45T (Cont'd)
Description Number Connect (NC)
IO_L48N_RDWR_B_VREF_2 IO_L49P_D3_2 IO_L49N_D4_2 IO_L62P_D5_2 IO_L62N_D6_2 IO_L63P_2 IO_L63N_2 IO_L64P_D8_2 IO_L64N_D9_2 IO_L65P_INIT_B_2 IO_L65N_CSO_B_2 PROGRAM_B_2 IO_L1P_3 IO_L1N_VREF_3 IO_L2P_3 IO_L2N_3 IO_L31P_3 IO_L31N_VREF_3 IO_L32P_M3DQ14_3 IO_L32N_M3DQ15_3 IO_L33P_M3DQ12_3 IO_L33N_M3DQ13_3 IO_L34P_M3UDQS_3 IO_L34N_M3UDQSN_3 IO_L35P_M3DQ10_3 IO_L35N_M3DQ11_3 IO_L36P_M3DQ8_3 IO_L36N_M3DQ9_3 IO_L37P_M3DQ0_3 IO_L37N_M3DQ1_3 IO_L38P_M3DQ2_3 IO_L38N_M3DQ3_3 IO_L39P_M3LDQS_3
www.xilinx.com
Spartan-6 FPGA Packaging (Advance Spec) UG385 (v1.0) June 2009
CSG324 Package-LX25T LX45T
Table 2-6:
Bank
CSG324 Package-LX25T LX45T (Cont'd)
Description Number Connect (NC)
IO_L39N_M3LDQSN_3 IO_L40P_M3DQ6_3 IO_L40N_M3DQ7_3 IO_L41P_GCLK27_M3DQ4_3 IO_L41N_GCLK26_M3DQ5_3 IO_L42P_GCLK25_TRDY2_M3UDM_3 IO_L42N_GCLK24_M3LDM_3 IO_L43P_GCLK23_M3RASN_3 IO_L43N_GCLK22_IRDY2_M3CASN_3 IO_L44P_GCLK21_M3A5_3 IO_L44N_GCLK20_M3A6_3 IO_L45P_M3A3_3 IO_L45N_M3ODT_3 IO_L46P_M3CLK_3 IO_L46N_M3CLKN_3 IO_L47P_M3A0_3 IO_L47N_M3A1_3 IO_L48P_M3BA0_3 IO_L48N_M3BA1_3 IO_L49P_M3A7_3 IO_L49N_M3A2_3 IO_L50P_M3WE_3 IO_L50N_M3BA2_3 IO_L51P_M3A10_3 IO_L51N_M3A4_3 IO_L52P_M3A8_3 IO_L52N_M3A9_3 IO_L53P_M3CKE_3 IO_L53N_M3A12_3 IO_L54P_M3RESET_3 IO_L54N_M3A11_3 IO_L55P_M3A13_3 IO_L55N_M3A14_3
Spartan-6 FPGA Packaging (Advance Spec) UG385 (v1.0) June 2009
www.xilinx.com
Chapter Pinout Tables
Table 2-6:
Bank
CSG324 Package-LX25T LX45T (Cont'd)
Description Number LX25T LX25T LX25T LX25T LX25T LX25T LX25T LX25T LX25T LX25T LX25T LX25T LX25T LX25T Connect (NC)
IO_L83P_3 IO_L83N_VREF_3 MGTTXN0_101 MGTTXP0_101 MGTAVCCPLL0_101 MGTREFCLK0N_101 MGTREFCLK0P_101 MGTRXN0_101 MGTRXP0_101 MGTRREF_101 MGTRXN1_101 MGTAVTTRCAL_101 MGTRXP1_101 MGTAVCCPLL1_101 MGTREFCLK1N_101 MGTREFCLK1P_101 MGTTXN1_101 MGTTXP1_101 MGTTXN0_123 MGTTXP0_123 MGTAVCCPLL0_123 MGTREFCLK0N_123 MGTREFCLK0P_123 MGTRXN0_123 MGTRXP0_123 MGTRXN1_123 MGTRXP1_123 MGTAVCCPLL1_123 MGTREFCLK1N_123 MGTREFCLK1P_123 MGTTXN1_123 MGTTXP1_123
www.xilinx.com
Spartan-6 FPGA Packaging (Advance Spec) UG385 (v1.0) June 2009
CSG324 Package-LX25T LX45T
Table 2-6:
Bank
CSG324 Package-LX25T LX45T (Cont'd)
Description Number Connect (NC)
Spartan-6 FPGA Packaging (Advance Spec) UG385 (v1.0) June 2009
www.xilinx.com
Chapter Pinout Tables
Table 2-6:
Bank
CSG324 Package-LX25T LX45T (Cont'd)
Description Number Connect (NC)
VCCAUX VCCAUX VCCAUX VCCAUX VCCAUX VCCAUX VCCAUX VCCAUX VCCAUX VCCAUX VCCAUX VCCINT VCCINT VCCINT VCCINT VCCINT VCCINT VCCINT VCCINT VCCINT VCCINT
www.xilinx.com
Spartan-6 FPGA Packaging (Advance Spec) UG385 (v1.0) June 2009
CSG324 Package-LX25T LX45T
Table 2-6:
Bank
CSG324 Package-LX25T LX45T (Cont'd)
Description Number LX25T LX25T LX25T Connect (NC)
VCCINT VCCO_0 VCCO_0 VCCO_0 VCCO_0 VCCO_1 VCCO_1 VCCO_1 VCCO_1 VCCO_1 VCCO_1 VCCO_2 VCCO_2 VCCO_2 VCCO_2 VCCO_2 VCCO_2 VCCO_3 VCCO_3 VCCO_3 VCCO_3 VCCO_3 VCCO_3 MGTAVTTTX_101 MGTAVTTTX_123 MGTAVTTRX_101 MGTAVTTRX_123 MGTAVCC_101 MGTAVCC_123
Spartan-6 FPGA Packaging (Advance Spec) UG385 (v1.0) June 2009
www.xilinx.com
Chapter Pinout Tables
FG(G)484 Package-LX25, LX45, LX75, LX100, LX150
Data LX75 currently available. Table 2-7:
Bank
FG(G)484 Package-LX25, LX45, LX75, LX100, LX150
Description Number LX25, LX45 LX25, LX45 LX25, LX45 LX25, LX45 LX25, LX45 LX25, LX45 LX25, LX45 LX25, LX45 LX25, LX45 LX25, LX45 Connect (NC)
IO_L1P_HSWAPEN_0 IO_L1N_VREF_0 IO_L2P_0 IO_L2N_0 IO_L3P_0 IO_L3N_0 IO_L4P_0 IO_L4N_0 IO_L5P_0 IO_L5N_0 IO_L6P_0 IO_L6N_0 IO_L7P_0 IO_L7N_0 IO_L8P_0 IO_L8N_VREF_0 IO_L14P_0 IO_L14N_0 IO_L15P_0 IO_L15N_0 IO_L16P_0 IO_L16N_0 IO_L17P_0 IO_L17N_0 IO_L18P_0 IO_L18N_0 IO_L32P_0 IO_L32N_0 IO_L33P_0 IO_L33N_0
www.xilinx.com
Spartan-6 FPGA Packaging (Advance Spec) UG385 (v1.0) June 2009
FG(G)484 Package-LX25, LX45, LX75, LX100, LX150
Table 2-7:
Bank
FG(G)484 Package-LX25, LX45, LX75, LX100, LX150 (Cont'd)
Description Number LX45 LX45 LX45 LX45 LX45 LX45 LX45 LX45 LX45 LX45 LX45 LX45 Connect (NC)
IO_L34P_GCLK19_0 IO_L34N_GCLK18_0 IO_L35P_GCLK17_0 IO_L35N_GCLK16_0 IO_L36P_GCLK15_0 IO_L36N_GCLK14_0 IO_L37P_GCLK13_0 IO_L37N_GCLK12_0 IO_L38P_0 IO_L38N_VREF_0 IO_L43P_0 IO_L43N_0 IO_L44P_0 IO_L44N_0 IO_L45P_0 IO_L45N_0 IO_L46P_0 IO_L46N_0 IO_L47P_0 IO_L47N_0 IO_L48P_0 IO_L48N_0 IO_L49P_0 IO_L49N_0 IO_L50P_0 IO_L50N_0 IO_L51P_0 IO_L51N_0 IO_L62P_0 IO_L62N_VREF_0 IO_L63P_SCP7_0 IO_L63N_SCP6_0 IO_L64P_SCP5_0
Spartan-6 FPGA Packaging (Advance Spec) UG385 (v1.0) June 2009
www.xilinx.com
Chapter Pinout Tables
Table 2-7:
Bank
FG(G)484 Package-LX25, LX45, LX75, LX100, LX150 (Cont'd)
Description Number LX25 LX25 LX25 LX25 LX25 LX25 LX25 LX25 Connect (NC)
IO_L64N_SCP4_0 IO_L65P_SCP3_0 IO_L65N_SCP2_0 IO_L66P_SCP1_0 IO_L66N_SCP0_0 IO_L1P_A25_1 IO_L1N_A24_VREF_1 IO_L9P_1 IO_L9N_1 IO_L10P_1 IO_L10N_1 IO_L19P_1 IO_L19N_1 IO_L20P_1 IO_L20N_1 IO_L21P_1 IO_L21N_1 IO_L28P_1 IO_L28N_VREF_1 IO_L29P_A23_M1A13_1 IO_L29N_A22_M1A14_1 IO_L30P_A21_M1RESET_1 IO_L30N_A20_M1A11_1 IO_L31P_A19_M1CKE_1 IO_L31N_A18_M1A12_1 IO_L32P_A17_M1A8_1 IO_L32N_A16_M1A9_1 IO_L33P_A15_M1A10_1 IO_L33N_A14_M1A4_1
www.xilinx.com
Spartan-6 FPGA Packaging (Advance Spec) UG385 (v1.0) June 2009
FG(G)484 Package-LX25, LX45, LX75, LX100, LX150
Table 2-7:
Bank
FG(G)484 Package-LX25, LX45, LX75, LX100, LX150 (Cont'd)
Description Number Connect (NC)
IO_L34P_A13_M1WE_1 IO_L34N_A12_M1BA2_1 IO_L35P_A11_M1A7_1 IO_L35N_A10_M1A2_1 IO_L36P_A9_M1BA0_1 IO_L36N_A8_M1BA1_1 IO_L37P_A7_M1A0_1 IO_L37N_A6_M1A1_1 IO_L38P_A5_M1CLK_1 IO_L38N_A4_M1CLKN_1 IO_L39P_M1A3_1 IO_L39N_M1ODT_1 IO_L40P_GCLK11_M1A5_1 IO_L40N_GCLK10_M1A6_1 IO_L41P_GCLK9_IRDY1_M1RASN_1 IO_L41N_GCLK8_M1CASN_1 IO_L42P_GCLK7_M1UDM_1 IO_L42N_GCLK6_TRDY1_M1LDM_1 IO_L43P_GCLK5_M1DQ4_1 IO_L43N_GCLK4_M1DQ5_1 IO_L44P_A3_M1DQ6_1 IO_L44N_A2_M1DQ7_1 IO_L45P_A1_M1LDQS_1 IO_L45N_A0_M1LDQSN_1 IO_L46P_FCS_B_M1DQ2_1 IO_L46N_FOE_B_M1DQ3_1 IO_L47P_FWE_B_M1DQ0_1 IO_L47N_LDC_M1DQ1_1 IO_L48P_HDC_M1DQ8_1 IO_L48N_M1DQ9_1 IO_L49P_M1DQ10_1 IO_L49N_M1DQ11_1 IO_L50P_M1UDQS_1
Spartan-6 FPGA Packaging (Advance Spec) UG385 (v1.0) June 2009
www.xilinx.com
Chapter Pinout Tables
Table 2-7:
Bank
FG(G)484 Package-LX25, LX45, LX75, LX100, LX150 (Cont'd)
Description Number AA22 LX25, LX45 LX25, LX45 LX25, LX45 LX25 LX25 LX25 LX25 LX25 LX25 LX25 LX25 LX25 LX25 Connect (NC)
IO_L50N_M1UDQSN_1 IO_L51P_M1DQ12_1 IO_L51N_M1DQ13_1 IO_L52P_M1DQ14_1 IO_L52N_M1DQ15_1 IO_L53P_1 IO_L53N_VREF_1 IO_L58P_1 IO_L58N_1 IO_L59P_1 IO_L59N_1 IO_L60P_1 IO_L60N_1 IO_L61P_1 IO_L61N_1 IO_L70P_1 IO_L70N_1 IO_L71P_1 IO_L71N_1 IO_L72P_1 IO_L72N_1 IO_L73P_1 IO_L73N_1 IO_L74P_AWAKE_1 IO_L74N_DOUT_BUSY_1 RFUSE VBATT SUSPEND CMPCS_B_2 DONE_2 IO_L1P_CCLK_2 IO_L1N_M0_CMPMISO_2
www.xilinx.com
Spartan-6 FPGA Packaging (Advance Spec) UG385 (v1.0) June 2009
FG(G)484 Package-LX25, LX45, LX75, LX100, LX150
Table 2-7:
Bank
FG(G)484 Package-LX25, LX45, LX75, LX100, LX150 (Cont'd)
Description Number AA21 AB21 AA20 AB20 AB19 AA18 AB18 AB17 AA14 AB14 LX100 LX100 LX25 LX25 LX25 LX25 LX25 LX25 LX25 LX25 LX25 LX25 LX25 LX25 Connect (NC)
IO_L2P_CMPCLK_2 IO_L2N_CMPMOSI_2 IO_L3P_D0_DIN_MISO_MISO1_2 IO_L3N_MOSI_CSI_B_MISO0_2 IO_L4P_2 IO_L4N_VREF_2 IO_L5P_2 IO_L5N_2 IO_L6P_2 IO_L6N_2 IO_L7P_2 IO_L7N_2 IO_L8P_2 IO_L8N_2 IO_L9P_2 IO_L9N_2 IO_L10P_2 IO_L10N_2 IO_L11P_2 IO_L11N_2 IO_L12P_D1_MISO2_2 IO_L12N_D2_MISO3_2 IO_L13P_M1_2 IO_L13N_D10_2 IO_L14P_D11_2 IO_L14N_D12_2 IO_L15P_2 IO_L15N_2 IO_L16P_2 IO_L16N_VREF_2 IO_L17P_2 IO_L17N_2 IO_L18P_2
Spartan-6 FPGA Packaging (Advance Spec) UG385 (v1.0) June 2009
www.xilinx.com
Chapter Pinout Tables
Table 2-7:
Bank
FG(G)484 Package-LX25, LX45, LX75, LX100, LX150 (Cont'd)
Description Number AA16 AB16 AB15 AB13 AA12 AB12 AB11 AA10 AB10 LX25, LX100 LX25, LX100 LX25 LX25 Connect (NC)
IO_L18N_2 IO_L19P_2 IO_L19N_2 IO_L20P_2 IO_L20N_2 IO_L21P_2 IO_L21N_2 IO_L22P_2 IO_L22N_2 IO_L23P_2 IO_L23N_2 IO_L29P_GCLK3_2 IO_L29N_GCLK2_2 IO_L30P_GCLK1_D13_2 IO_L30N_GCLK0_USERCCLK_2 IO_L31P_GCLK31_D14_2 IO_L31N_GCLK30_D15_2 IO_L32P_GCLK29_2 IO_L32N_GCLK28_2 IO_L40P_2 IO_L40N_2 IO_L41P_2 IO_L41N_VREF_2 IO_L42P_2 IO_L42N_2 IO_L43P_2 IO_L43N_2 IO_L44P_2 IO_L44N_2 IO_L45P_2 IO_L45N_2 IO_L46P_2 IO_L46N_2
www.xilinx.com
Spartan-6 FPGA Packaging (Advance Spec) UG385 (v1.0) June 2009
FG(G)484 Package-LX25, LX45, LX75, LX100, LX150
Table 2-7:
Bank
FG(G)484 Package-LX25, LX45, LX75, LX100, LX150 (Cont'd)
Description Number LX25, LX100 LX25, LX100 LX25, LX100 LX25, LX100 LX100 LX100 LX100 LX100 Connect (NC)
IO_L47P_2 IO_L47N_2 IO_L48P_D7_2 IO_L48N_RDWR_B_VREF_2 IO_L49P_D3_2 IO_L49N_D4_2 IO_L50P_2 IO_L50N_2 IO_L51P_2 IO_L51N_2 IO_L52P_2 IO_L52N_2 IO_L53P_2 IO_L53N_2 IO_L54P_2 IO_L54N_2 IO_L57P_2 IO_L57N_2 IO_L58P_2 IO_L58N_2 IO_L59P_2 IO_L59N_2 IO_L60P_2 IO_L60N_2 IO_L62P_D5_2 IO_L62N_D6_2 IO_L63P_2 IO_L63N_2 IO_L64P_D8_2 IO_L64N_D9_2 IO_L65P_INIT_B_2 IO_L65N_CSO_B_2 PROGRAM_B_2
Spartan-6 FPGA Packaging (Advance Spec) UG385 (v1.0) June 2009
www.xilinx.com
Chapter Pinout Tables
Table 2-7:
Bank
FG(G)484 Package-LX25, LX45, LX75, LX100, LX150 (Cont'd)
Description Number LX25 LX25 LX25 LX25 LX25 LX25 LX25 LX25 LX25 LX25 LX25 LX25 LX25 LX25 Connect (NC)
IO_L1P_3 IO_L1N_VREF_3 IO_L2P_3 IO_L2N_3 IO_L7P_3 IO_L7N_3 IO_L8P_3 IO_L8N_3 IO_L9P_3 IO_L9N_3 IO_L10P_3 IO_L10N_3 IO_L11P_3 IO_L11N_3 IO_L23P_3 IO_L23N_3 IO_L24P_3 IO_L24N_3 IO_L25P_3 IO_L25N_3 IO_L26P_3 IO_L26N_3 IO_L31P_3 IO_L31N_VREF_3 IO_L32P_M3DQ14_3 IO_L32N_M3DQ15_3 IO_L33P_M3DQ12_3 IO_L33N_M3DQ13_3 IO_L34P_M3UDQS_3 IO_L34N_M3UDQSN_3 IO_L35P_M3DQ10_3 IO_L35N_M3DQ11_3 IO_L36P_M3DQ8_3
www.xilinx.com
Spartan-6 FPGA Packaging (Advance Spec) UG385 (v1.0) June 2009
FG(G)484 Package-LX25, LX45, LX75, LX100, LX150
Table 2-7:
Bank
FG(G)484 Package-LX25, LX45, LX75, LX100, LX150 (Cont'd)
Description Number Connect (NC)
IO_L36N_M3DQ9_3 IO_L37P_M3DQ0_3 IO_L37N_M3DQ1_3 IO_L38P_M3DQ2_3 IO_L38N_M3DQ3_3 IO_L39P_M3LDQS_3 IO_L39N_M3LDQSN_3 IO_L40P_M3DQ6_3 IO_L40N_M3DQ7_3 IO_L41P_GCLK27_M3DQ4_3 IO_L41N_GCLK26_M3DQ5_3 IO_L42P_GCLK25_TRDY2_M3UDM_3 IO_L42N_GCLK24_M3LDM_3 IO_L43P_GCLK23_M3RASN_3 IO_L43N_GCLK22_IRDY2_M3CASN_3 IO_L44P_GCLK21_M3A5_3 IO_L44N_GCLK20_M3A6_3 IO_L45P_M3A3_3 IO_L45N_M3ODT_3 IO_L46P_M3CLK_3 IO_L46N_M3CLKN_3 IO_L47P_M3A0_3 IO_L47N_M3A1_3 IO_L48P_M3BA0_3 IO_L48N_M3BA1_3 IO_L49P_M3A7_3 IO_L49N_M3A2_3 IO_L50P_M3WE_3 IO_L50N_M3BA2_3 IO_L51P_M3A10_3 IO_L51N_M3A4_3 IO_L52P_M3A8_3 IO_L52N_M3A9_3
Spartan-6 FPGA Packaging (Advance Spec) UG385 (v1.0) June 2009
www.xilinx.com
Chapter Pinout Tables
Table 2-7:
Bank
FG(G)484 Package-LX25, LX45, LX75, LX100, LX150 (Cont'd)
Description Number AA13 AA17 AB22 LX25 LX25 LX25 LX25 LX25 LX25 LX25 LX25 LX25 LX25 Connect (NC)
IO_L53P_M3CKE_3 IO_L53N_M3A12_3 IO_L54P_M3RESET_3 IO_L54N_M3A11_3 IO_L55P_M3A13_3 IO_L55N_M3A14_3 IO_L57P_3 IO_L57N_VREF_3 IO_L58P_3 IO_L58N_3 IO_L59P_3 IO_L59N_3 IO_L60P_3 IO_L60N_3 IO_L80P_3 IO_L80N_3 IO_L81P_3 IO_L81N_3 IO_L82P_3 IO_L82N_3 IO_L83P_3 IO_L83N_VREF_3
www.xilinx.com
Spartan-6 FPGA Packaging (Advance Spec) UG385 (v1.0) June 2009
FG(G)484 Package-LX25, LX45, LX75, LX100, LX150
Table 2-7:
Bank
FG(G)484 Package-LX25, LX45, LX75, LX100, LX150 (Cont'd)
Description Number Connect (NC)
Spartan-6 FPGA Packaging (Advance Spec) UG385 (v1.0) June 2009
www.xilinx.com
Chapter Pinout Tables
Table 2-7:
Bank
FG(G)484 Package-LX25, LX45, LX75, LX100, LX150 (Cont'd)
Description Number Connect (NC)
VCCAUX VCCAUX VCCAUX VCCAUX VCCAUX VCCAUX VCCAUX VCCAUX VCCAUX VCCAUX VCCAUX VCCAUX VCCAUX VCCAUX VCCINT VCCINT VCCINT VCCINT
www.xilinx.com
Spartan-6 FPGA Packaging (Advance Spec) UG385 (v1.0) June 2009
FG(G)484 Package-LX25, LX45, LX75, LX100, LX150
Table 2-7:
Bank
FG(G)484 Package-LX25, LX45, LX75, LX100, LX150 (Cont'd)
Description Number Connect (NC)
VCCINT VCCINT VCCINT VCCINT VCCINT VCCINT VCCINT VCCINT VCCINT VCCINT VCCINT VCCINT VCCINT VCCINT VCCINT VCCINT VCCO_0 VCCO_0 VCCO_0 VCCO_0 VCCO_0 VCCO_0 VCCO_0 VCCO_0 VCCO_0 VCCO_0 VCCO_1 VCCO_1 VCCO_1 VCCO_1 VCCO_1 VCCO_1 VCCO_1
Spartan-6 FPGA Packaging (Advance Spec) UG385 (v1.0) June 2009
www.xilinx.com
Chapter Pinout Tables
Table 2-7:
Bank
FG(G)484 Package-LX25, LX45, LX75, LX100, LX150 (Cont'd)
Description Number AA11 AA15 AA19 Connect (NC)
VCCO_1 VCCO_1 VCCO_1 VCCO_2 VCCO_2 VCCO_2 VCCO_2 VCCO_2 VCCO_2 VCCO_2 VCCO_2 VCCO_2 VCCO_2 VCCO_2 VCCO_3 VCCO_3 VCCO_3 VCCO_3 VCCO_3 VCCO_3 VCCO_3 VCCO_3 VCCO_3 VCCO_3 VCCO_3
www.xilinx.com
Spartan-6 FPGA Packaging (Advance Spec) UG385 (v1.0) June 2009
FG(G)484 Package-LX25T, LX45T, LX75T, LX100T, LX150T
FG(G)484 Package-LX25T, LX45T, LX75T, LX100T, LX150T
Data LX75T currently available. Table 2-8:
Bank
FG(G)484 Package-LX25T, LX45T, LX75T, LX100T, LX150T
Description Number Connect (NC)
IO_L1P_HSWAPEN_0 IO_L1N_VREF_0 IO_L2P_0 IO_L2N_0 IO_L3P_0 IO_L3N_0 IO_L4P_0 IO_L4N_0 IO_L5P_0 IO_L5N_0 IO_L6P_0 IO_L6N_0 IO_L7P_0 IO_L7N_0 IO_L8P_0 IO_L8N_VREF_0 MGTTXN0_101 MGTTXP0_101 MGTAVCCPLL0_101 MGTREFCLK0N_101 MGTREFCLK0P_101 MGTRXN0_101 MGTRXP0_101 MGTRREF_101 MGTRXN1_101 MGTAVTTRCAL_101 MGTRXP1_101 MGTAVCCPLL1_101 MGTREFCLK1N_101 MGTREFCLK1P_101
Spartan-6 FPGA Packaging (Advance Spec) UG385 (v1.0) June 2009
www.xilinx.com
Chapter Pinout Tables
Table 2-8:
Bank
FG(G)484 Package-LX25T, LX45T, LX75T, LX100T, LX150T (Cont'd)
Description Number LX25T LX25T LX25T LX25T LX25T LX25T LX25T LX25T LX25T LX25T LX25T LX25T LX25T LX25T Connect (NC)
MGTTXN1_101 MGTTXP1_101 IO_L32P_0 IO_L32N_0 IO_L33P_0 IO_L33N_0 IO_L34P_GCLK19_0 IO_L34N_GCLK18_0 IO_L35P_GCLK17_0 IO_L35N_GCLK16_0 IO_L36P_GCLK15_0 IO_L36N_GCLK14_0 IO_L37P_GCLK13_0 IO_L37N_GCLK12_0 IO_L38P_0 IO_L38N_VREF_0 MGTTXN0_123 MGTTXP0_123 MGTAVCCPLL0_123 MGTREFCLK0N_123 MGTREFCLK0P_123 MGTRXN0_123 MGTRXP0_123 MGTRXN1_123 MGTRXP1_123 MGTAVCCPLL1_123 MGTREFCLK1N_123 MGTREFCLK1P_123 MGTTXN1_123 MGTTXP1_123 IO_L49P_0 IO_L49N_0 IO_L50P_0
www.xilinx.com
Spartan-6 FPGA Packaging (Advance Spec) UG385 (v1.0) June 2009
FG(G)484 Package-LX25T, LX45T, LX75T, LX100T, LX150T
Table 2-8:
Bank
FG(G)484 Package-LX25T, LX45T, LX75T, LX100T, LX150T (Cont'd)
Description Number LX25T LX25T LX25T LX25T LX25T LX25T LX25T LX25T Connect (NC)
IO_L50N_0 IO_L51P_0 IO_L51N_0 IO_L62P_0 IO_L62N_VREF_0 IO_L63P_SCP7_0 IO_L63N_SCP6_0 IO_L64P_SCP5_0 IO_L64N_SCP4_0 IO_L65P_SCP3_0 IO_L65N_SCP2_0 IO_L66P_SCP1_0 IO_L66N_SCP0_0 IO_L1P_A25_1 IO_L1N_A24_VREF_1 IO_L9P_1 IO_L9N_1 IO_L10P_1 IO_L10N_1 IO_L19P_1 IO_L19N_1 IO_L20P_1 IO_L20N_1 IO_L21P_1 IO_L21N_1 IO_L28P_1 IO_L28N_VREF_1 IO_L29P_A23_M1A13_1 IO_L29N_A22_M1A14_1
Spartan-6 FPGA Packaging (Advance Spec) UG385 (v1.0) June 2009
www.xilinx.com
Chapter Pinout Tables
Table 2-8:
Bank
FG(G)484 Package-LX25T, LX45T, LX75T, LX100T, LX150T (Cont'd)
Description Number Connect (NC)
IO_L30P_A21_M1RESET_1 IO_L30N_A20_M1A11_1 IO_L31P_A19_M1CKE_1 IO_L31N_A18_M1A12_1 IO_L32P_A17_M1A8_1 IO_L32N_A16_M1A9_1 IO_L33P_A15_M1A10_1 IO_L33N_A14_M1A4_1 IO_L34P_A13_M1WE_1 IO_L34N_A12_M1BA2_1 IO_L35P_A11_M1A7_1 IO_L35N_A10_M1A2_1 IO_L36P_A9_M1BA0_1 IO_L36N_A8_M1BA1_1 IO_L37P_A7_M1A0_1 IO_L37N_A6_M1A1_1 IO_L38P_A5_M1CLK_1 IO_L38N_A4_M1CLKN_1 IO_L39P_M1A3_1 IO_L39N_M1ODT_1 IO_L40P_GCLK11_M1A5_1 IO_L40N_GCLK10_M1A6_1 IO_L41P_GCLK9_IRDY1_M1RASN_1 IO_L41N_GCLK8_M1CASN_1 IO_L42P_GCLK7_M1UDM_1 IO_L42N_GCLK6_TRDY1_M1LDM_1 IO_L43P_GCLK5_M1DQ4_1 IO_L43N_GCLK4_M1DQ5_1 IO_L44P_A3_M1DQ6_1 IO_L44N_A2_M1DQ7_1 IO_L45P_A1_M1LDQS_1 IO_L45N_A0_M1LDQSN_1 IO_L46P_FCS_B_M1DQ2_1
www.xilinx.com
Spartan-6 FPGA Packaging (Advance Spec) UG385 (v1.0) June 2009
FG(G)484 Package-LX25T, LX45T, LX75T, LX100T, LX150T
Table 2-8:
Bank
FG(G)484 Package-LX25T, LX45T, LX75T, LX100T, LX150T (Cont'd)
Description Number LX25T LX25T LX25T LX25T LX25T LX25T LX25T LX25T LX25T LX25T Connect (NC)
IO_L46N_FOE_B_M1DQ3_1 IO_L47P_FWE_B_M1DQ0_1 IO_L47N_LDC_M1DQ1_1 IO_L48P_HDC_M1DQ8_1 IO_L48N_M1DQ9_1 IO_L49P_M1DQ10_1 IO_L49N_M1DQ11_1 IO_L50P_M1UDQS_1 IO_L50N_M1UDQSN_1 IO_L51P_M1DQ12_1 IO_L51N_M1DQ13_1 IO_L52P_M1DQ14_1 IO_L52N_M1DQ15_1 IO_L53P_1 IO_L53N_VREF_1 IO_L58P_1 IO_L58N_1 IO_L59P_1 IO_L59N_1 IO_L60P_1 IO_L60N_1 IO_L61P_1 IO_L61N_1 IO_L70P_1 IO_L70N_1 IO_L71P_1 IO_L71N_1 IO_L72P_1 IO_L72N_1 IO_L73P_1 IO_L73N_1 IO_L74P_AWAKE_1 IO_L74N_DOUT_BUSY_1
Spartan-6 FPGA Packaging (Advance Spec) UG385 (v1.0) June 2009
www.xilinx.com
Chapter Pinout Tables
Table 2-8:
Bank
FG(G)484 Package-LX25T, LX45T, LX75T, LX100T, LX150T (Cont'd)
Description Number AA22 AB21 AA21 AA20 AB20 AA14 AB14 AB19 AA18 AB18 AB17 AA16 LX25T LX25T Connect (NC) LX25T, LX45T LX25T, LX45T LX25T, LX45T
RFUSE VBATT SUSPEND CMPCS_B_2 DONE_2 IO_L1P_CCLK_2 IO_L1N_M0_CMPMISO_2 IO_L2P_CMPCLK_2 IO_L2N_CMPMOSI_2 IO_L3P_D0_DIN_MISO_MISO1_2 IO_L3N_MOSI_CSI_B_MISO0_2 IO_L4P_2 IO_L4N_VREF_2 IO_L5P_2 IO_L5N_2 IO_L6P_2 IO_L6N_2 IO_L12P_D1_MISO2_2 IO_L12N_D2_MISO3_2 IO_L13P_M1_2 IO_L13N_D10_2 IO_L14P_D11_2 IO_L14N_D12_2 IO_L15P_2 IO_L15N_2 IO_L16P_2 IO_L16N_VREF_2 IO_L17P_2 IO_L17N_2 IO_L18P_2 IO_L18N_2 IO_L19P_2
www.xilinx.com
Spartan-6 FPGA Packaging (Advance Spec) UG385 (v1.0) June 2009
FG(G)484 Package-LX25T, LX45T, LX75T, LX100T, LX150T
Table 2-8:
Bank
FG(G)484 Package-LX25T, LX45T, LX75T, LX100T, LX150T (Cont'd)
Description Number AB16 AB15 AB13 AA12 AB12 AB11 AA10 AB10 LX25T LX25T LX25T LX25T Connect (NC)
IO_L19N_2 IO_L20P_2 IO_L20N_2 IO_L21P_2 IO_L21N_2 IO_L22P_2 IO_L22N_2 IO_L23P_2 IO_L23N_2 IO_L29P_GCLK3_2 IO_L29N_GCLK2_2 IO_L30P_GCLK1_D13_2 IO_L30N_GCLK0_USERCCLK_2 IO_L31P_GCLK31_D14_2 IO_L31N_GCLK30_D15_2 IO_L32P_GCLK29_2 IO_L32N_GCLK28_2 IO_L40P_2 IO_L40N_2 IO_L41P_2 IO_L41N_VREF_2 IO_L42P_2 IO_L42N_2 IO_L43P_2 IO_L43N_2 IO_L44P_2 IO_L44N_2 IO_L45P_2 IO_L45N_2 IO_L46P_2 IO_L46N_2 IO_L47P_2 IO_L47N_2
Spartan-6 FPGA Packaging (Advance Spec) UG385 (v1.0) June 2009
www.xilinx.com
Chapter Pinout Tables
Table 2-8:
Bank
FG(G)484 Package-LX25T, LX45T, LX75T, LX100T, LX150T (Cont'd)
Description Number LX25T LX25T LX25T LX25T Connect (NC)
IO_L48P_D7_2 IO_L48N_RDWR_B_VREF_2 IO_L49P_D3_2 IO_L49N_D4_2 IO_L50P_2 IO_L50N_2 IO_L57P_2 IO_L57N_2 IO_L58P_2 IO_L58N_2 IO_L59P_2 IO_L59N_2 IO_L60P_2 IO_L60N_2 IO_L62P_D5_2 IO_L62N_D6_2 IO_L63P_2 IO_L63N_2 IO_L64P_D8_2 IO_L64N_D9_2 IO_L65P_INIT_B_2 IO_L65N_CSO_B_2 PROGRAM_B_2 IO_L1P_3 IO_L1N_VREF_3 IO_L2P_3 IO_L2N_3 IO_L7P_3 IO_L7N_3 IO_L8P_3 IO_L8N_3 IO_L9P_3 IO_L9N_3
www.xilinx.com
Spartan-6 FPGA Packaging (Advance Spec) UG385 (v1.0) June 2009
FG(G)484 Package-LX25T, LX45T, LX75T, LX100T, LX150T
Table 2-8:
Bank
FG(G)484 Package-LX25T, LX45T, LX75T, LX100T, LX150T (Cont'd)
Description Number LX25T LX25T LX25T LX25T LX25T LX25T LX25T LX25T Connect (NC)
IO_L10P_3 IO_L10N_3 IO_L23P_3 IO_L23N_3 IO_L24P_3 IO_L24N_3 IO_L25P_3 IO_L25N_3 IO_L26P_3 IO_L26N_3 IO_L31P_3 IO_L31N_VREF_3 IO_L32P_M3DQ14_3 IO_L32N_M3DQ15_3 IO_L33P_M3DQ12_3 IO_L33N_M3DQ13_3 IO_L34P_M3UDQS_3 IO_L34N_M3UDQSN_3 IO_L35P_M3DQ10_3 IO_L35N_M3DQ11_3 IO_L36P_M3DQ8_3 IO_L36N_M3DQ9_3 IO_L37P_M3DQ0_3 IO_L37N_M3DQ1_3 IO_L38P_M3DQ2_3 IO_L38N_M3DQ3_3 IO_L39P_M3LDQS_3 IO_L39N_M3LDQSN_3 IO_L40P_M3DQ6_3 IO_L40N_M3DQ7_3 IO_L41P_GCLK27_M3DQ4_3 IO_L41N_GCLK26_M3DQ5_3 IO_L42P_GCLK25_TRDY2_M3UDM_3
Spartan-6 FPGA Packaging (Advance Spec) UG385 (v1.0) June 2009
www.xilinx.com
Chapter Pinout Tables
Table 2-8:
Bank
FG(G)484 Package-LX25T, LX45T, LX75T, LX100T, LX150T (Cont'd)
Description Number LX25T LX25T LX25T LX25T Connect (NC)
IO_L42N_GCLK24_M3LDM_3 IO_L43P_GCLK23_M3RASN_3 IO_L43N_GCLK22_IRDY2_M3CASN_3 IO_L44P_GCLK21_M3A5_3 IO_L44N_GCLK20_M3A6_3 IO_L45P_M3A3_3 IO_L45N_M3ODT_3 IO_L46P_M3CLK_3 IO_L46N_M3CLKN_3 IO_L47P_M3A0_3 IO_L47N_M3A1_3 IO_L48P_M3BA0_3 IO_L48N_M3BA1_3 IO_L49P_M3A7_3 IO_L49N_M3A2_3 IO_L50P_M3WE_3 IO_L50N_M3BA2_3 IO_L51P_M3A10_3 IO_L51N_M3A4_3 IO_L52P_M3A8_3 IO_L52N_M3A9_3 IO_L53P_M3CKE_3 IO_L53N_M3A12_3 IO_L54P_M3RESET_3 IO_L54N_M3A11_3 IO_L55P_M3A13_3 IO_L55N_M3A14_3 IO_L57P_3 IO_L57N_VREF_3 IO_L58P_3 IO_L58N_3 IO_L59P_3 IO_L59N_3
www.xilinx.com
Spartan-6 FPGA Packaging (Advance Spec) UG385 (v1.0) June 2009
FG(G)484 Package-LX25T, LX45T, LX75T, LX100T, LX150T
Table 2-8:
Bank
FG(G)484 Package-LX25T, LX45T, LX75T, LX100T, LX150T (Cont'd)
Description Number AA13 AA17 AB22 LX25T LX25T LX25T LX25T LX25T LX25T Connect (NC)
IO_L60P_3 IO_L60N_3 IO_L80P_3 IO_L80N_3 IO_L81P_3 IO_L81N_3 IO_L82P_3 IO_L82N_3 IO_L83P_3 IO_L83N_VREF_3
Spartan-6 FPGA Packaging (Advance Spec) UG385 (v1.0) June 2009
www.xilinx.com
Chapter Pinout Tables
Table 2-8:
Bank
FG(G)484 Package-LX25T, LX45T, LX75T, LX100T, LX150T (Cont'd)
Description Number Connect (NC)
www.xilinx.com
Spartan-6 FPGA Packaging (Advance Spec) UG385 (v1.0) June 2009
FG(G)484 Package-LX25T, LX45T, LX75T, LX100T, LX150T
Table 2-8:
Bank
FG(G)484 Package-LX25T, LX45T, LX75T, LX100T, LX150T (Cont'd)
Description Number LX25T LX25T LX25T Connect (NC)
MGTAVCC_101 MGTAVCC_123 MGTAVTTRX_101 MGTAVTTRX_123 MGTAVTTTX_101 MGTAVTTTX_123 VCCAUX VCCAUX VCCAUX VCCAUX VCCAUX VCCAUX VCCAUX VCCAUX VCCAUX VCCAUX VCCAUX VCCAUX
Spartan-6 FPGA Packaging (Advance Spec) UG385 (v1.0) June 2009
www.xilinx.com
Chapter Pinout Tables
Table 2-8:
Bank
FG(G)484 Package-LX25T, LX45T, LX75T, LX100T, LX150T (Cont'd)
Description Number Connect (NC)
VCCAUX VCCINT VCCINT VCCINT VCCINT VCCINT VCCINT VCCINT VCCINT VCCINT VCCINT VCCINT VCCINT VCCINT VCCINT VCCINT VCCINT VCCINT VCCINT VCCINT VCCINT VCCO_0 VCCO_0 VCCO_0 VCCO_0 VCCO_0 VCCO_0 VCCO_1 VCCO_1 VCCO_1 VCCO_1 VCCO_1 VCCO_1
www.xilinx.com
Spartan-6 FPGA Packaging (Advance Spec) UG385 (v1.0) June 2009
FG(G)484 Package-LX25T, LX45T, LX75T, LX100T, LX150T
Table 2-8:
Bank
FG(G)484 Package-LX25T, LX45T, LX75T, LX100T, LX150T (Cont'd)
Description Number AA11 AA15 AA19 Connect (NC)
VCCO_1 VCCO_1 VCCO_1 VCCO_1 VCCO_2 VCCO_2 VCCO_2 VCCO_2 VCCO_2 VCCO_2 VCCO_2 VCCO_2 VCCO_2 VCCO_2 VCCO_2 VCCO_3 VCCO_3 VCCO_3 VCCO_3 VCCO_3 VCCO_3 VCCO_3 VCCO_3 VCCO_3 VCCO_3
Spartan-6 FPGA Packaging (Advance Spec) UG385 (v1.0) June 2009
www.xilinx.com
Chapter Pinout Tables
CSG484 Package-LX45, LX75, LX100, LX150
Table 2-9:
Bank
CSG484 Package-LX45, LX75, LX100, LX150
Description Number Connect (NC)
Data currently available devices this package.
CSG484 Package-LX45T, LX75T, LX100T, LX150T
Table 2-10:
Bank
CSG484 Package-LX45T, LX75T, LX100T, LX150T
Description Number Connect (NC)
Data currently available devices this package.
FG(G)676 Package-LX45
Table 2-11:
Bank
FG(G)676 Package-LX45
Description Number Connect (NC)
IO_L1P_HSWAPEN_0 IO_L1N_VREF_0 IO_L2P_0 IO_L2N_0 IO_L4P_0 IO_L4N_0 IO_L6P_0 IO_L6N_0 IO_L12P_0 IO_L12N_0 IO_L16P_0 IO_L16N_0 IO_L17P_0 IO_L17N_0 IO_L8P_0 IO_L8N_VREF_0 IO_L24P_0 IO_L24N_0 IO_L26P_0 IO_L26N_0
www.xilinx.com
Spartan-6 FPGA Packaging (Advance Spec) UG385 (v1.0) June 2009
FG(G)676 Package-LX45
Table 2-11:
Bank
FG(G)676 Package-LX45 (Cont'd)
Description Number Connect (NC)
IO_L34P_GCLK19_0 IO_L34N_GCLK18_0 IO_L35P_GCLK17_0 IO_L35N_GCLK16_0 IO_L36P_GCLK15_0 IO_L36N_GCLK14_0 IO_L37P_GCLK13_0 IO_L37N_GCLK12_0 IO_L38P_0 IO_L38N_VREF_0 IO_L50P_0 IO_L50N_0 IO_L52P_0 IO_L52N_0 IO_L56P_0 IO_L56N_0 IO_L62P_0 IO_L62N_VREF_0 IO_L63P_SCP7_0 IO_L63N_SCP6_0 IO_L64P_SCP5_0 IO_L64N_SCP4_0 IO_L65P_SCP3_0 IO_L65N_SCP2_0 IO_L66P_SCP1_0 IO_L66N_SCP0_0 IO_L1P_A25_1 IO_L1N_A24_VREF_1 IO_L10P_1
Spartan-6 FPGA Packaging (Advance Spec) UG385 (v1.0) June 2009
www.xilinx.com
Chapter Pinout Tables
Table 2-11:
Bank
FG(G)676 Package-LX45 (Cont'd)
Description Number Connect (NC)
IO_L10N_1 IO_L11P_1 IO_L11N_1 IO_L12P_1 IO_L12N_1 IO_L16P_1 IO_L16N_1 IO_L17P_1 IO_L17N_1 IO_L18P_1 IO_L18N_1 IO_L19P_1 IO_L19N_1 IO_L20P_1 IO_L20N_1 IO_L21P_1 IO_L21N_1 IO_L22P_1 IO_L22N_1 IO_L23P_1 IO_L23N_1 IO_L24P_1 IO_L24N_1 IO_L25P_1 IO_L25N_1 IO_L28P_1 IO_L28N_VREF_1 IO_L29P_A23_M1A13_1 IO_L29N_A22_M1A14_1 IO_L30P_A21_M1RESET_1 IO_L30N_A20_M1A11_1 IO_L31P_A19_M1CKE_1 IO_L31N_A18_M1A12_1
www.xilinx.com
Spartan-6 FPGA Packaging (Advance Spec) UG385 (v1.0) June 2009
FG(G)676 Package-LX45
Table 2-11:
Bank
FG(G)676 Package-LX45 (Cont'd)
Description Number AD24 Connect (NC)
IO_L32P_A17_M1A8_1 IO_L32N_A16_M1A9_1 IO_L33P_A15_M1A10_1 IO_L33N_A14_M1A4_1 IO_L34P_A13_M1WE_1 IO_L34N_A12_M1BA2_1 IO_L35P_A11_M1A7_1 IO_L35N_A10_M1A2_1 IO_L36P_A9_M1BA0_1 IO_L36N_A8_M1BA1_1 IO_L37P_A7_M1A0_1 IO_L37N_A6_M1A1_1 IO_L38P_A5_M1CLK_1 IO_L38N_A4_M1CLKN_1 IO_L39P_M1A3_1 IO_L39N_M1ODT_1 IO_L40P_GCLK11_M1A5_1 IO_L40N_GCLK10_M1A6_1 IO_L41P_GCLK9_IRDY1_M1RASN_1 IO_L41N_GCLK8_M1CASN_1 IO_L42P_GCLK7_M1UDM_1 IO_L42N_GCLK6_TRDY1_M1LDM_1 IO_L43P_GCLK5_M1DQ4_1 IO_L43N_GCLK4_M1DQ5_1 IO_L44P_A3_M1DQ6_1 IO_L44N_A2_M1DQ7_1 IO_L45P_A1_M1LDQS_1 IO_L45N_A0_M1LDQSN_1 IO_L46P_FCS_B_M1DQ2_1 IO_L46N_FOE_B_M1DQ3_1 IO_L47P_FWE_B_M1DQ0_1 IO_L47N_LDC_M1DQ1_1 IO_L48P_HDC_M1DQ8_1
Spartan-6 FPGA Packaging (Advance Spec) UG385 (v1.0) June 2009
www.xilinx.com
Chapter Pinout Tables
Table 2-11:
Bank
FG(G)676 Package-LX45 (Cont'd)
Description Number AD26 AB24 AB26 AC25 AC26 AA25 AA26 AE25 AE26 AA23 AA24 AC23 AC24 AE24 AF25 Connect (NC)
IO_L48N_M1DQ9_1 IO_L49P_M1DQ10_1 IO_L49N_M1DQ11_1 IO_L50P_M1UDQS_1 IO_L50N_M1UDQSN_1 IO_L51P_M1DQ12_1 IO_L51N_M1DQ13_1 IO_L52P_M1DQ14_1 IO_L52N_M1DQ15_1 IO_L53P_1 IO_L53N_VREF_1 IO_L57P_1 IO_L57N_1 IO_L59P_1 IO_L59N_1 IO_L60P_1 IO_L60N_1 IO_L61P_1 IO_L61N_1 IO_L63P_1 IO_L63N_1 IO_L64P_1 IO_L64N_1 IO_L65P_1 IO_L65N_1 IO_L66P_1 IO_L66N_1 IO_L67P_1 IO_L67N_1 IO_L68P_1 IO_L68N_1 IO_L62P_1 IO_L62N_1
www.xilinx.com
Spartan-6 FPGA Packaging (Advance Spec) UG385 (v1.0) June 2009
FG(G)676 Package-LX45
Table 2-11:
Bank
FG(G)676 Package-LX45 (Cont'd)
Description Number AA22 AE23 AF24 AD23 AC22 AF23 AD22 AF22 AE21 AF21 AD20 AF20 AE19 AF19 AC20 AD21 AA19 AC19 AD19 AD18 AF18 AA17 Connect (NC)
IO_L70P_1 IO_L70N_1 IO_L71P_1 IO_L71N_1 IO_L72P_1 IO_L72N_1 IO_L73P_1 IO_L73N_1 IO_L74P_AWAKE_1 IO_L74N_DOUT_BUSY_1 SUSPEND CMPCS_B_2 DONE_2 IO_L1P_CCLK_2 IO_L1N_M0_CMPMISO_2 IO_L2P_CMPCLK_2 IO_L2N_CMPMOSI_2 IO_L3P_D0_DIN_MISO_MISO1_2 IO_L3N_MOSI_CSI_B_MISO0_2 IO_L4P_2 IO_L4N_VREF_2 IO_L5P_2 IO_L5N_2 IO_L6P_2 IO_L6N_2 IO_L7P_2 IO_L7N_2 IO_L8P_2 IO_L8N_2 IO_L9P_2 IO_L9N_2 IO_L10P_2 IO_L10N_2
Spartan-6 FPGA Packaging (Advance Spec) UG385 (v1.0) June 2009
www.xilinx.com
Chapter Pinout Tables
Table 2-11:
Bank
FG(G)676 Package-LX45 (Cont'd)
Description Number AA18 AB18 AE17 AF17 AD16 AF16 AE15 AF15 AB17 AC17 AC15 AD15 AC16 AD17 AB15 AC14 AA15 AA14 AD14 AF14 AE13 AF13 AC13 AD13 AD12 AF12 AA13 AB13 AA12 Connect (NC)
IO_L11P_2 IO_L11N_2 IO_L12P_D1_MISO2_2 IO_L12N_D2_MISO3_2 IO_L13P_M1_2 IO_L13N_D10_2 IO_L14P_D11_2 IO_L14N_D12_2 IO_L15P_2 IO_L15N_2 IO_L16P_2 IO_L16N_VREF_2 IO_L17P_2 IO_L17N_2 IO_L18P_2 IO_L18N_2 IO_L19P_2 IO_L19N_2 IO_L20P_2 IO_L20N_2 IO_L28P_2 IO_L28N_2 IO_L29P_GCLK3_2 IO_L29N_GCLK2_2 IO_L30P_GCLK1_D13_2 IO_L30N_GCLK0_USERCCLK_2 IO_L31P_GCLK31_D14_2 IO_L31N_GCLK30_D15_2 IO_L32P_GCLK29_2 IO_L32N_GCLK28_2 IO_L34P_2 IO_L34N_2 IO_L41P_2
www.xilinx.com
Spartan-6 FPGA Packaging (Advance Spec) UG385 (v1.0) June 2009
FG(G)676 Package-LX45
Table 2-11:
Bank
FG(G)676 Package-LX45 (Cont'd)
Description Number AC12 AA11 AB11 AC11 AD11 AE11 AF11 AD10 AF10 AB10 Connect (NC)
IO_L41N_VREF_2 IO_L42P_2 IO_L42N_2 IO_L43P_2 IO_L43N_2 IO_L44P_2 IO_L44N_2 IO_L45P_2 IO_L45N_2 IO_L46P_2 IO_L46N_2 IO_L47P_2 IO_L47N_2 IO_L48P_D7_2 IO_L48N_RDWR_B_VREF_2 IO_L49P_D3_2 IO_L49N_D4_2 IO_L50P_2 IO_L50N_2 IO_L51P_2 IO_L51N_2 IO_L52P_2 IO_L52N_2 IO_L58P_2 IO_L58N_2 IO_L53P_2 IO_L53N_2 IO_L62P_D5_2 IO_L62N_D6_2 IO_L63P_2 IO_L63N_2 IO_L64P_D8_2 IO_L64N_D9_2
Spartan-6 FPGA Packaging (Advance Spec) UG385 (v1.0) June 2009
www.xilinx.com
Chapter Pinout Tables
Table 2-11:
Bank
FG(G)676 Package-LX45 (Cont'd)
Description Number Connect (NC)
IO_L65P_INIT_B_2 IO_L65N_CSO_B_2 PROGRAM_B_2 IO_L1P_3 IO_L1N_VREF_3 IO_L2P_3 IO_L2N_3 IO_L3P_3 IO_L3N_3 IO_L7P_3 IO_L7N_3 IO_L8P_3 IO_L8N_3 IO_L10P_3 IO_L10N_3 IO_L16P_3 IO_L16N_3 IO_L15P_3 IO_L15N_3 IO_L18P_3 IO_L18N_3 IO_L20P_3 IO_L20N_3 IO_L22P_3 IO_L22N_3 IO_L23P_3 IO_L23N_3 IO_L24P_3 IO_L24N_3 IO_L28P_3 IO_L28N_3 IO_L29P_3 IO_L29N_3
www.xilinx.com
Spartan-6 FPGA Packaging (Advance Spec) UG385 (v1.0) June 2009
FG(G)676 Package-LX45
Table 2-11:
Bank
FG(G)676 Package-LX45 (Cont'd)
Description Number Connect (NC)
IO_L30P_3 IO_L30N_3 IO_L31P_3 IO_L31N_VREF_3 IO_L32P_M3DQ14_3 IO_L32N_M3DQ15_3 IO_L33P_M3DQ12_3 IO_L33N_M3DQ13_3 IO_L34P_M3UDQS_3 IO_L34N_M3UDQSN_3 IO_L35P_M3DQ10_3 IO_L35N_M3DQ11_3 IO_L36P_M3DQ8_3 IO_L36N_M3DQ9_3 IO_L37P_M3DQ0_3 IO_L37N_M3DQ1_3 IO_L38P_M3DQ2_3 IO_L38N_M3DQ3_3 IO_L39P_M3LDQS_3 IO_L39N_M3LDQSN_3 IO_L40P_M3DQ6_3 IO_L40N_M3DQ7_3 IO_L41P_GCLK27_M3DQ4_3 IO_L41N_GCLK26_M3DQ5_3 IO_L42P_GCLK25_TRDY2_M3UDM_3 IO_L42N_GCLK24_M3LDM_3 IO_L43P_GCLK23_M3RASN_3 IO_L43N_GCLK22_IRDY2_M3CASN_3 IO_L44P_GCLK21_M3A5_3 IO_L44N_GCLK20_M3A6_3 IO_L45P_M3A3_3 IO_L45N_M3ODT_3 IO_L46P_M3CLK_3
Spartan-6 FPGA Packaging (Advance Spec) UG385 (v1.0) June 2009
www.xilinx.com
Chapter Pinout Tables
Table 2-11:
Bank
FG(G)676 Package-LX45 (Cont'd)
Description Number Connect (NC)
IO_L46N_M3CLKN_3 IO_L47P_M3A0_3 IO_L47N_M3A1_3 IO_L48P_M3BA0_3 IO_L48N_M3BA1_3 IO_L49P_M3A7_3 IO_L49N_M3A2_3 IO_L50P_M3WE_3 IO_L50N_M3BA2_3 IO_L51P_M3A10_3 IO_L51N_M3A4_3 IO_L52P_M3A8_3 IO_L52N_M3A9_3 IO_L53P_M3CKE_3 IO_L53N_M3A12_3 IO_L54P_M3RESET_3 IO_L54N_M3A11_3 IO_L55P_M3A13_3 IO_L55N_M3A14_3 IO_L57P_3 IO_L57N_VREF_3 IO_L59P_3 IO_L59N_3 IO_L60P_3 IO_L60N_3 IO_L61P_3 IO_L61N_3 IO_L62P_3 IO_L62N_3 IO_L63P_3 IO_L63N_3 IO_L64P_3 IO_L64N_3
www.xilinx.com
Spartan-6 FPGA Packaging (Advance Spec) UG385 (v1.0) June 2009
FG(G)676 Package-LX45
Table 2-11:
Bank
FG(G)676 Package-LX45 (Cont'd)
Description Number AB12 AB16 AB20 AB25 AE10 AE14 AE18 AE22 AF26 Connect (NC)
IO_L65P_3 IO_L65N_3 IO_L66P_3 IO_L66N_3 IO_L67P_3 IO_L67N_3 IO_L68P_3 IO_L68N_3 IO_L77P_3 IO_L77N_3 IO_L79P_3 IO_L79N_3 IO_L81P_3 IO_L81N_3 IO_L83P_3 IO_L83N_VREF_3
Spartan-6 FPGA Packaging (Advance Spec) UG385 (v1.0) June 2009
www.xilinx.com
Chapter Pinout Tables
Table 2-11:
Bank
FG(G)676 Package-LX45 (Cont'd)
Description Number Connect (NC)
www.xilinx.com
Spartan-6 FPGA Packaging (Advance Spec) UG385 (v1.0) June 2009
FG(G)676 Package-LX45
Table 2-11:
Bank
FG(G)676 Package-LX45 (Cont'd)
Description Number AA10 AA16 AA21 Connect (NC)
VCCAUX VCCAUX VCCAUX VCCAUX VCCAUX VCCAUX VCCAUX VCCAUX VCCAUX VCCAUX VCCAUX VCCAUX
Spartan-6 FPGA Packaging (Advance Spec) UG385 (v1.0) June 2009
www.xilinx.com
Chapter Pinout Tables
Table 2-11:
Bank
FG(G)676 Package-LX45 (Cont'd)
Description Number Connect (NC)
VCCAUX VCCAUX VCCAUX VCCAUX VCCAUX VCCAUX VCCAUX VCCINT VCCINT VCCINT VCCINT VCCINT VCCINT VCCINT VCCINT VCCINT VCCINT VCCINT VCCINT VCCINT VCCINT VCCINT VCCINT VCCINT VCCINT VCCINT VCCINT VCCINT VCCINT VCCINT VCCINT VCCO_0 VCCO_0
www.xilinx.com
Spartan-6 FPGA Packaging (Advance Spec) UG385 (v1.0) June 2009
FG(G)676 Package-LX45
Table 2-11:
Bank
FG(G)676 Package-LX45 (Cont'd)
Description Number AB23 AD25 AB14 AC10 AC18 AC21 AE12 AE16 AE20 Connect (NC)
VCCO_0 VCCO_0 VCCO_0 VCCO_0 VCCO_0 VCCO_0 VCCO_0 VCCO_0 VCCO_0 VCCO_0 VCCO_1 VCCO_1 VCCO_1 VCCO_1 VCCO_1 VCCO_1 VCCO_1 VCCO_1 VCCO_1 VCCO_2 VCCO_2 VCCO_2 VCCO_2 VCCO_2 VCCO_2 VCCO_2 VCCO_2 VCCO_2 VCCO_2 VCCO_3 VCCO_3 VCCO_3 VCCO_3
Spartan-6 FPGA Packaging (Advance Spec) UG385 (v1.0) June 2009
www.xilinx.com
Chapter Pinout Tables
Table 2-11:
Bank
FG(G)676 Package-LX45 (Cont'd)
Description Number AA20 AB19 LX45 LX45 LX45 LX45 LX45 LX45 LX45 LX45 LX45 LX45 LX45 LX45 LX45 LX45 LX45 Connect (NC)
VCCO_3 VCCO_3 VCCO_3 VCCO_3 VCCO_3 VCCO_3 VCCO_3 VCCO_3 VCCO_3 VCCO_3 VCCO_3 VCCO_3 VCCO_1 VCCO_1 VCCO_1 VCCO_1 VCCO_1 VCCO_1 Connect Connect Connect Connect Connect Connect Connect Connect Connect Connect Connect Connect Connect Connect Connect
www.xilinx.com
Spartan-6 FPGA Packaging (Advance Spec) UG385 (v1.0) June 2009
FG(G)676 Package-LX45
Table 2-11:
Bank
FG(G)676 Package-LX45 (Cont'd)
Description Number Connect (NC) LX45 LX45 LX45 LX45 LX45 LX45 LX45 LX45 LX45 LX45 LX45 LX45 LX45 LX45 LX45 LX45 LX45 LX45 LX45 LX45 LX45 LX45 LX45 LX45 LX45 LX45 LX45 LX45 LX45 LX45 LX45 LX45 LX45
Connect Connect Connect Connect Connect Connect Connect Connect Connect Connect Connect Connect Connect Connect Connect Connect Connect Connect Connect Connect Connect Connect Connect Connect Connect Connect Connect Connect Connect Connect Connect Connect Connect
Spartan-6 FPGA Packaging (Advance Spec) UG385 (v1.0) June 2009
www.xilinx.com
Chapter Pinout Tables
Table 2-11:
Bank
FG(G)676 Package-LX45 (Cont'd)
Description Number Connect (NC) LX45 LX45 LX45 LX45 LX45 LX45 LX45 LX45 LX45 LX45 LX45 LX45 LX45 LX45 LX45 LX45 LX45 LX45 LX45 LX45 LX45 LX45 LX45 LX45 LX45 LX45 LX45 LX45 LX45 LX45 LX45 LX45 LX45
Connect Connect Connect Connect Connect Connect Connect Connect Connect Connect Connect Connect Connect Connect Connect Connect Connect Connect Connect Connect Connect Connect Connect Connect Connect Connect Connect Connect Connect Connect Connect Connect Connect
www.xilinx.com
Spartan-6 FPGA Packaging (Advance Spec) UG385 (v1.0) June 2009
FG(G)676 Package-LX45
Table 2-11:
Bank
FG(G)676 Package-LX45 (Cont'd)
Description Number Connect (NC) LX45 LX45 LX45 LX45 LX45 LX45 LX45 LX45 LX45 LX45 LX45 LX45 LX45 LX45 LX45 LX45 LX45 LX45 LX45 LX45 LX45 LX45 LX45 LX45 LX45 LX45 LX45 LX45 LX45 LX45 LX45 LX45 LX45
Connect Connect Connect Connect Connect Connect Connect Connect Connect Connect Connect Connect Connect Connect Connect Connect Connect Connect Connect Connect Connect Connect Connect Connect Connect Connect Connect Connect Connect Connect Connect Connect Connect
Spartan-6 FPGA Packaging (Advance Spec) UG385 (v1.0) June 2009
www.xilinx.com
Chapter Pinout Tables
Table 2-11:
Bank
FG(G)676 Package-LX45 (Cont'd)
Description Number AB21 AB22 Connect (NC) LX45 LX45 LX45 LX45 LX45 LX45 LX45 LX45 LX45 LX45 LX45 LX45 LX45 LX45 LX45 LX45 LX45 LX45 LX45 LX45 LX45 LX45 LX45 LX45 LX45 LX45 LX45 LX45 LX45
Connect Connect Connect Connect Connect Connect Connect Connect Connect Connect Connect Connect Connect Connect Connect Connect Connect Connect Connect Connect Connect Connect Connect Connect Connect Connect Connect Connect Connect
www.xilinx.com
Spartan-6 FPGA Packaging (Advance Spec) UG385 (v1.0) June 2009
FG(G)676 Package-LX75, LX100, LX150
FG(G)676 Package-LX75, LX100, LX150
Data LX75 currently available. Table 2-12:
Bank
FG(G)676 Package-LX75, LX100, LX150
Description Number LX100 LX100 LX100 LX100 LX100 LX100 Connect (NC)
IO_L1P_HSWAPEN_0 IO_L1N_VREF_0 IO_L2P_0 IO_L2N_0 IO_L3P_0 IO_L3N_0 IO_L4P_0 IO_L4N_0 IO_L5P_0 IO_L5N_0 IO_L6P_0 IO_L6N_0 IO_L7P_0 IO_L7N_0 IO_L8P_0 IO_L8N_VREF_0 IO_L9P_0 IO_L9N_0 IO_L11P_0 IO_L11N_0 IO_L12P_0 IO_L12N_0 IO_L13P_0 IO_L13N_0 IO_L14P_0 IO_L14N_0 IO_L15P_0 IO_L15N_0 IO_L16P_0 IO_L16N_0
Spartan-6 FPGA Packaging (Advance Spec) UG385 (v1.0) June 2009
www.xilinx.com
Chapter Pinout Tables
Table 2-12:
Bank
FG(G)676 Package-LX75, LX100, LX150 (Cont'd)
Description Number LX100 LX100 LX100 LX100 LX100 LX100 LX100 LX100 Connect (NC)
IO_L17P_0 IO_L17N_0 IO_L18P_0 IO_L18N_0 IO_L19P_0 IO_L19N_0 IO_L21P_0 IO_L21N_0 IO_L22P_0 IO_L22N_0 IO_L23P_0 IO_L23N_0 IO_L24P_0 IO_L24N_0 IO_L25P_0 IO_L25N_0 IO_L26P_0 IO_L26N_0 IO_L30P_0 IO_L30N_0 IO_L31P_0 IO_L31N_0 IO_L32P_0 IO_L32N_0 IO_L33P_0 IO_L33N_0 IO_L34P_GCLK19_0 IO_L34N_GCLK18_0 IO_L35P_GCLK17_0 IO_L35N_GCLK16_0 IO_L36P_GCLK15_0 IO_L36N_GCLK14_0 IO_L37P_GCLK13_0
www.xilinx.com
Spartan-6 FPGA Packaging (Advance Spec) UG385 (v1.0) June 2009
FG(G)676 Package-LX75, LX100, LX150
Table 2-12:
Bank
FG(G)676 Package-LX75, LX100, LX150 (Cont'd)
Description Number LX100 LX100 LX100 LX100 Connect (NC)
IO_L37N_GCLK12_0 IO_L38P_0 IO_L38N_VREF_0 IO_L43P_0 IO_L43N_0 IO_L44P_0 IO_L44N_0 IO_L45P_0 IO_L45N_0 IO_L46P_0 IO_L46N_0 IO_L47P_0 IO_L47N_0 IO_L48P_0 IO_L48N_0 IO_L49P_0 IO_L49N_0 IO_L50P_0 IO_L50N_0 IO_L51P_0 IO_L51N_0 IO_L52P_0 IO_L52N_0 IO_L53P_0 IO_L53N_0 IO_L54P_0 IO_L54N_0 IO_L55P_0 IO_L55N_0 IO_L56P_0 IO_L56N_0 IO_L57P_0 IO_L57N_0
Spartan-6 FPGA Packaging (Advance Spec) UG385 (v1.0) June 2009
www.xilinx.com
Chapter Pinout Tables
Table 2-12:
Bank
FG(G)676 Package-LX75, LX100, LX150 (Cont'd)
Description Number Connect (NC)
IO_L58P_0 IO_L58N_0 IO_L59P_0 IO_L59N_0 IO_L62P_0 IO_L62N_VREF_0 IO_L63P_SCP7_0 IO_L63N_SCP6_0 IO_L64P_SCP5_0 IO_L64N_SCP4_0 IO_L65P_SCP3_0 IO_L65N_SCP2_0 IO_L66P_SCP1_0 IO_L66N_SCP0_0 IO_L1P_A25_5 IO_L1N_A24_VREF_5 IO_L2P_M5A13_5 IO_L2N_M5A14_5 IO_L3P_M5RESET_5 IO_L3N_M5A11_5 IO_L4P_M5CKE_5 IO_L4N_M5A12_5 IO_L5P_M5A8_5 IO_L5N_M5A9_5 IO_L6P_M5A10_5 IO_L6N_M5A4_5 IO_L7P_M5WE_5 IO_L7N_M5BA2_5 IO_L8P_M5A7_5
www.xilinx.com
Spartan-6 FPGA Packaging (Advance Spec) UG385 (v1.0) June 2009
FG(G)676 Package-LX75, LX100, LX150
Table 2-12:
Bank
FG(G)676 Package-LX75, LX100, LX150 (Cont'd)
Description Number Connect (NC)
IO_L8N_M5A2_5 IO_L9P_M5BA0_5 IO_L9N_M5BA1_5 IO_L10P_M5A0_5 IO_L10N_M5A1_5 IO_L11P_M5CLK_5 IO_L11N_M5CLKN_5 IO_L12P_M5A3_5 IO_L12N_M5ODT_5 IO_L13P_M5A5_5 IO_L13N_M5A6_5 IO_L14P_M5RASN_5 IO_L14N_M5CASN_5 IO_L15P_M5UDM_5 IO_L15N_M5LDM_5 IO_L16P_M5DQ4_5 IO_L16N_M5DQ5_5 IO_L17P_M5DQ6_5 IO_L17N_M5DQ7_5 IO_L18P_M5LDQS_5 IO_L18N_M5LDQSN_5 IO_L19P_M5DQ2_5 IO_L19N_M5DQ3_5 IO_L20P_M5DQ0_5 IO_L20N_M5DQ1_5 IO_L21P_M5DQ8_5 IO_L21N_M5DQ9_5 IO_L22P_M5DQ10_5 IO_L22N_M5DQ11_5 IO_L23P_M5UDQS_5 IO_L23N_M5UDQSN_5 IO_L24P_M5DQ12_5 IO_L24N_M5DQ13_5
Spartan-6 FPGA Packaging (Advance Spec) UG385 (v1.0) June 2009
www.xilinx.com
Chapter Pinout Tables
Table 2-12:
Bank
FG(G)676 Package-LX75, LX100, LX150 (Cont'd)
Description Number Connect (NC)
IO_L25P_M5DQ14_5 IO_L25N_M5DQ15_5 IO_L26P_5 IO_L26N_VREF_5 IO_L27P_5 IO_L27N_5 IO_L28P_1 IO_L28N_VREF_1 IO_L29P_A23_M1A13_1 IO_L29N_A22_M1A14_1 IO_L30P_A21_M1RESET_1 IO_L30N_A20_M1A11_1 IO_L31P_A19_M1CKE_1 IO_L31N_A18_M1A12_1 IO_L32P_A17_M1A8_1 IO_L32N_A16_M1A9_1 IO_L33P_A15_M1A10_1 IO_L33N_A14_M1A4_1 IO_L34P_A13_M1WE_1 IO_L34N_A12_M1BA2_1 IO_L35P_A11_M1A7_1 IO_L35N_A10_M1A2_1 IO_L36P_A9_M1BA0_1 IO_L36N_A8_M1BA1_1 IO_L37P_A7_M1A0_1 IO_L37N_A6_M1A1_1 IO_L38P_A5_M1CLK_1 IO_L38N_A4_M1CLKN_1 IO_L39P_M1A3_1 IO_L39N_M1ODT_1 IO_L40P_GCLK11_M1A5_1 IO_L40N_GCLK10_M1A6_1 IO_L41P_GCLK9_IRDY1_M1RASN_1
www.xilinx.com
Spartan-6 FPGA Packaging (Advance Spec) UG385 (v1.0) June 2009
FG(G)676 Package-LX75, LX100, LX150
Table 2-12:
Bank
FG(G)676 Package-LX75, LX100, LX150 (Cont'd)
Description Number AD24 AD26 AB24 AB26 AC25 AC26 AA25 AA26 AE25 AE26 Connect (NC)
IO_L41N_GCLK8_M1CASN_1 IO_L42P_GCLK7_M1UDM_1 IO_L42N_GCLK6_TRDY1_M1LDM_1 IO_L43P_GCLK5_M1DQ4_1 IO_L43N_GCLK4_M1DQ5_1 IO_L44P_A3_M1DQ6_1 IO_L44N_A2_M1DQ7_1 IO_L45P_A1_M1LDQS_1 IO_L45N_A0_M1LDQSN_1 IO_L46P_FCS_B_M1DQ2_1 IO_L46N_FOE_B_M1DQ3_1 IO_L47P_FWE_B_M1DQ0_1 IO_L47N_LDC_M1DQ1_1 IO_L48P_HDC_M1DQ8_1 IO_L48N_M1DQ9_1 IO_L49P_M1DQ10_1 IO_L49N_M1DQ11_1 IO_L50P_M1UDQS_1 IO_L50N_M1UDQSN_1 IO_L51P_M1DQ12_1 IO_L51N_M1DQ13_1 IO_L52P_M1DQ14_1 IO_L52N_M1DQ15_1 IO_L53P_1 IO_L53N_VREF_1 IO_L55P_1 IO_L55N_1 IO_L56P_1 IO_L56N_1 IO_L57P_1 IO_L57N_1 IO_L58P_1 IO_L58N_1
Spartan-6 FPGA Packaging (Advance Spec) UG385 (v1.0) June 2009
www.xilinx.com
Chapter Pinout Tables
Table 2-12:
Bank
FG(G)676 Package-LX75, LX100, LX150 (Cont'd)
Description Number AA23 AA24 AC23 AC24 AE24 AF25 AB21 AB22 AA22 AE23 AF24 AB19 Connect (NC)
IO_L59P_1 IO_L59N_1 IO_L60P_1 IO_L60N_1 IO_L61P_1 IO_L61N_1 IO_L62P_1 IO_L62N_1 IO_L63P_1 IO_L63N_1 IO_L64P_1 IO_L64N_1 IO_L65P_1 IO_L65N_1 IO_L66P_1 IO_L66N_1 IO_L67P_1 IO_L67N_1 IO_L68P_1 IO_L68N_1 IO_L69P_1 IO_L69N_VREF_1 IO_L70P_1 IO_L70N_1 IO_L71P_1 IO_L71N_1 IO_L72P_1 IO_L72N_1 IO_L73P_1 IO_L73N_1 IO_L74P_AWAKE_1 IO_L74N_DOUT_BUSY_1
www.xilinx.com
Spartan-6 FPGA Packaging (Advance Spec) UG385 (v1.0) June 2009
FG(G)676 Package-LX75, LX100, LX150
Table 2-12:
Bank
FG(G)676 Package-LX75, LX100, LX150 (Cont'd)
Description Number AA20 AD23 AC22 AF23 AD22 AF22 AE21 AF21 AD20 AF20 AE19 AF19 AC20 AD21 AA19 AC19 AD19 AD18 AF18 AA17 AA18 AB18 AE17 AF17 AD16 AF16 AE15 AF15 Connect (NC)
RFUSE VBATT SUSPEND CMPCS_B_2 DONE_2 IO_L1P_CCLK_2 IO_L1N_M0_CMPMISO_2 IO_L2P_CMPCLK_2 IO_L2N_CMPMOSI_2 IO_L3P_D0_DIN_MISO_MISO1_2 IO_L3N_MOSI_CSI_B_MISO0_2 IO_L4P_2 IO_L4N_VREF_2 IO_L5P_2 IO_L5N_2 IO_L6P_2 IO_L6N_2 IO_L7P_2 IO_L7N_2 IO_L8P_2 IO_L8N_2 IO_L9P_2 IO_L9N_2 IO_L10P_2 IO_L10N_2 IO_L11P_2 IO_L11N_2 IO_L12P_D1_MISO2_2 IO_L12N_D2_MISO3_2 IO_L13P_M1_2 IO_L13N_D10_2 IO_L14P_D11_2 IO_L14N_D12_2
Spartan-6 FPGA Packaging (Advance Spec) UG385 (v1.0) June 2009
www.xilinx.com
Chapter Pinout Tables
Table 2-12:
Bank
FG(G)676 Package-LX75, LX100, LX150 (Cont'd)
Description Number AB17 AC17 AC15 AD15 AC16 AD17 AB15 AC14 AA15 AA14 AD14 AF14 AE13 AF13 AC13 AD13 AD12 AF12 AA13 AB13 AA12 AC12 AA11 AB11 Connect (NC)
IO_L15P_2 IO_L15N_2 IO_L16P_2 IO_L16N_VREF_2 IO_L17P_2 IO_L17N_2 IO_L18P_2 IO_L18N_2 IO_L19P_2 IO_L19N_2 IO_L20P_2 IO_L20N_2 IO_L28P_2 IO_L28N_2 IO_L29P_GCLK3_2 IO_L29N_GCLK2_2 IO_L30P_GCLK1_D13_2 IO_L30N_GCLK0_USERCCLK_2 IO_L31P_GCLK31_D14_2 IO_L31N_GCLK30_D15_2 IO_L32P_GCLK29_2 IO_L32N_GCLK28_2 IO_L33P_2 IO_L33N_2 IO_L34P_2 IO_L34N_2 IO_L41P_2 IO_L41N_VREF_2 IO_L42P_2 IO_L42N_2 IO_L43P_2 IO_L43N_2 IO_L44P_2
www.xilinx.com
Spartan-6 FPGA Packaging (Advance Spec) UG385 (v1.0) June 2009
FG(G)676 Package-LX75, LX100, LX150
Table 2-12:
Bank
FG(G)676 Package-LX75, LX100, LX150 (Cont'd)
Description Number AC11 AD11 AE11 AF11 AD10 AF10 AB10 Connect (NC)
IO_L44N_2 IO_L45P_2 IO_L45N_2 IO_L46P_2 IO_L46N_2 IO_L47P_2 IO_L47N_2 IO_L48P_D7_2 IO_L48N_RDWR_B_VREF_2 IO_L49P_D3_2 IO_L49N_D4_2 IO_L50P_2 IO_L50N_2 IO_L51P_2 IO_L51N_2 IO_L52P_2 IO_L52N_2 IO_L53P_2 IO_L53N_2 IO_L58P_2 IO_L58N_2 IO_L61P_2 IO_L61N_VREF_2 IO_L62P_D5_2 IO_L62N_D6_2 IO_L63P_2 IO_L63N_2 IO_L64P_D8_2 IO_L64N_D9_2 IO_L65P_INIT_B_2 IO_L65N_CSO_B_2 PROGRAM_B_2 IO_L1P_3
Spartan-6 FPGA Packaging (Advance Spec) UG385 (v1.0) June 2009
www.xilinx.com
Chapter Pinout Tables
Table 2-12:
Bank
FG(G)676 Package-LX75, LX100, LX150 (Cont'd)
Description Number Connect (NC)
IO_L1N_VREF_3 IO_L2P_3 IO_L2N_3 IO_L3P_3 IO_L3N_3 IO_L4P_3 IO_L4N_3 IO_L7P_3 IO_L7N_3 IO_L8P_3 IO_L8N_3 IO_L9P_3 IO_L9N_3 IO_L10P_3 IO_L10N_3 IO_L15P_3 IO_L15N_3 IO_L16P_3 IO_L16N_3 IO_L17P_3 IO_L17N_VREF_3 IO_L18P_3 IO_L18N_3 IO_L19P_3 IO_L19N_3 IO_L20P_3 IO_L20N_3 IO_L21P_3 IO_L21N_3 IO_L22P_3 IO_L22N_3 IO_L23P_3 IO_L23N_3
www.xilinx.com
Spartan-6 FPGA Packaging (Advance Spec) UG385 (v1.0) June 2009
FG(G)676 Package-LX75, LX100, LX150
Table 2-12:
Bank
FG(G)676 Package-LX75, LX100, LX150 (Cont'd)
Description Number Connect (NC)
IO_L24P_3 IO_L24N_3 IO_L25P_3 IO_L25N_3 IO_L27P_3 IO_L27N_3 IO_L28P_3 IO_L28N_3 IO_L29P_3 IO_L29N_3 IO_L30P_3 IO_L30N_3 IO_L31P_3 IO_L31N_VREF_3 IO_L32P_M3DQ14_3 IO_L32N_M3DQ15_3 IO_L33P_M3DQ12_3 IO_L33N_M3DQ13_3 IO_L34P_M3UDQS_3 IO_L34N_M3UDQSN_3 IO_L35P_M3DQ10_3 IO_L35N_M3DQ11_3 IO_L36P_M3DQ8_3 IO_L36N_M3DQ9_3 IO_L37P_M3DQ0_3 IO_L37N_M3DQ1_3 IO_L38P_M3DQ2_3 IO_L38N_M3DQ3_3 IO_L39P_M3LDQS_3 IO_L39N_M3LDQSN_3 IO_L40P_M3DQ6_3 IO_L40N_M3DQ7_3 IO_L41P_GCLK27_M3DQ4_3
Spartan-6 FPGA Packaging (Advance Spec) UG385 (v1.0) June 2009
www.xilinx.com
Chapter Pinout Tables
Table 2-12:
Bank
FG(G)676 Package-LX75, LX100, LX150 (Cont'd)
Description Number Connect (NC)
IO_L41N_GCLK26_M3DQ5_3 IO_L42P_GCLK25_TRDY2_M3UDM_3 IO_L42N_GCLK24_M3LDM_3 IO_L43P_GCLK23_M3RASN_3 IO_L43N_GCLK22_IRDY2_M3CASN_3 IO_L44P_GCLK21_M3A5_3 IO_L44N_GCLK20_M3A6_3 IO_L45P_M3A3_3 IO_L45N_M3ODT_3 IO_L46P_M3CLK_3 IO_L46N_M3CLKN_3 IO_L47P_M3A0_3 IO_L47N_M3A1_3 IO_L48P_M3BA0_3 IO_L48N_M3BA1_3 IO_L49P_M3A7_3 IO_L49N_M3A2_3 IO_L50P_M3WE_3 IO_L50N_M3BA2_3 IO_L51P_M3A10_3 IO_L51N_M3A4_3 IO_L52P_M3A8_3 IO_L52N_M3A9_3 IO_L53P_M3CKE_3 IO_L53N_M3A12_3 IO_L54P_M3RESET_3 IO_L54N_M3A11_3 IO_L55P_M3A13_3 IO_L55N_M3A14_3 IO_L57P_3 IO_L57N_VREF_3 IO_L58P_4 IO_L58N_VREF_4
www.xilinx.com
Spartan-6 FPGA Packaging (Advance Spec) UG385 (v1.0) June 2009
FG(G)676 Package-LX75, LX100, LX150
Table 2-12:
Bank
FG(G)676 Package-LX75, LX100, LX150 (Cont'd)
Description Number Connect (NC)
IO_L59P_M4DQ14_4 IO_L59N_M4DQ15_4 IO_L60P_M4DQ12_4 IO_L60N_M4DQ13_4 IO_L61P_M4UDQS_4 IO_L61N_M4UDQSN_4 IO_L62P_M4DQ10_4 IO_L62N_M4DQ11_4 IO_L63P_M4DQ8_4 IO_L63N_M4DQ9_4 IO_L64P_M4DQ0_4 IO_L64N_M4DQ1_4 IO_L65P_M4DQ2_4 IO_L65N_M4DQ3_4 IO_L66P_M4LDQS_4 IO_L66N_M4LDQSN_4 IO_L67P_M4DQ6_4 IO_L67N_M4DQ7_4 IO_L68P_M4DQ4_4 IO_L68N_M4DQ5_4 IO_L69P_M4UDM_4 IO_L69N_M4LDM_4 IO_L70P_M4RASN_4 IO_L70N_M4CASN_4 IO_L71P_M4A5_4 IO_L71N_M4A6_4 IO_L72P_M4A3_4 IO_L72N_M4ODT_4 IO_L73P_M4CLK_4 IO_L73N_M4CLKN_4 IO_L74P_M4A0_4 IO_L74N_M4A1_4 IO_L75P_M4BA0_4
Spartan-6 FPGA Packaging (Advance Spec) UG385 (v1.0) June 2009
www.xilinx.com
Chapter Pinout Tables
Table 2-12:
Bank
FG(G)676 Package-LX75, LX100, LX150 (Cont'd)
Description Number AB12 AB16 AB20 AB25 AE10 AE14 AE18 AE22 AF26 Connect (NC)
IO_L75N_M4BA1_4 IO_L76P_M4A7_4 IO_L76N_M4A2_4 IO_L77P_M4WE_4 IO_L77N_M4BA2_4 IO_L78P_M4A10_4 IO_L78N_M4A4_4 IO_L79P_M4A8_4 IO_L79N_M4A9_4 IO_L80P_M4CKE_4 IO_L80N_M4A12_4 IO_L81P_M4RESET_4 IO_L81N_M4A11_4 IO_L82P_M4A13_4 IO_L82N_M4A14_4 IO_L83P_4 IO_L83N_VREF_4
www.xilinx.com
Spartan-6 FPGA Packaging (Advance Spec) UG385 (v1.0) June 2009
FG(G)676 Package-LX75, LX100, LX150
Table 2-12:
Bank
FG(G)676 Package-LX75, LX100, LX150 (Cont'd)
Description Number Connect (NC)
Spartan-6 FPGA Packaging (Advance Spec) UG385 (v1.0) June 2009
www.xilinx.com
Chapter Pinout Tables
Table 2-12:
Bank
FG(G)676 Package-LX75, LX100, LX150 (Cont'd)
Description Number AA10 AA16 AA21 Connect (NC)
VCCAUX VCCAUX VCCAUX VCCAUX VCCAUX VCCAUX VCCAUX VCCAUX VCCAUX VCCAUX VCCAUX
www.xilinx.com
Spartan-6 FPGA Packaging (Advance Spec) UG385 (v1.0) June 2009
FG(G)676 Package-LX75, LX100, LX150
Table 2-12:
Bank
FG(G)676 Package-LX75, LX100, LX150 (Cont'd)
Description Number Connect (NC)
VCCAUX VCCAUX VCCAUX VCCAUX VCCAUX VCCAUX VCCAUX VCCAUX VCCINT VCCINT VCCINT VCCINT VCCINT VCCINT VCCINT VCCINT VCCINT VCCINT VCCINT VCCINT VCCINT VCCINT VCCINT VCCINT VCCINT VCCINT VCCINT VCCINT VCCINT VCCINT VCCINT VCCINT VCCO_0
Spartan-6 FPGA Packaging (Advance Spec) UG385 (v1.0) June 2009
www.xilinx.com
Chapter Pinout Tables
Table 2-12:
Bank
FG(G)676 Package-LX75, LX100, LX150 (Cont'd)
Description Number AB23 AD25 AB14 AC10 AC18 AC21 AE12 AE16 AE20 Connect (NC)
VCCO_0 VCCO_0 VCCO_0 VCCO_0 VCCO_0 VCCO_0 VCCO_0 VCCO_0 VCCO_0 VCCO_0 VCCO_0 VCCO_1 VCCO_1 VCCO_1 VCCO_1 VCCO_1 VCCO_1 VCCO_1 VCCO_1 VCCO_1 VCCO_2 VCCO_2 VCCO_2 VCCO_2 VCCO_2 VCCO_2 VCCO_2 VCCO_2 VCCO_2 VCCO_2 VCCO_3 VCCO_3 VCCO_3
www.xilinx.com
Spartan-6 FPGA Packaging (Advance Spec) UG385 (v1.0) June 2009
FG(G)676 Package-LX75, LX100, LX150
Table 2-12:
Bank
FG(G)676 Package-LX75, LX100, LX150 (Cont'd)
Description Number Connect (NC)
VCCO_3 VCCO_3 VCCO_3 VCCO_3 VCCO_3 VCCO_3 VCCO_3 VCCO_4 VCCO_4 VCCO_4 VCCO_4 VCCO_4 VCCO_4 VCCO_5 VCCO_5 VCCO_5 VCCO_5 VCCO_5 VCCO_5
Spartan-6 FPGA Packaging (Advance Spec) UG385 (v1.0) June 2009
www.xilinx.com
Chapter Pinout Tables
FG(G)676 Package-LX75T, LX100T, LX150T
Data LX75T currently available. Table 2-13:
Bank
FG(G)676 Package-LX75T, LX100T, LX150T
Description Number Connect (NC)
IO_L1P_HSWAPEN_0 IO_L1N_VREF_0 IO_L2P_0 IO_L2N_0 IO_L3P_0 IO_L3N_0 IO_L4P_0 IO_L4N_0 IO_L5P_0 IO_L5N_0 IO_L8P_0 IO_L8N_VREF_0 IO_L13P_0 IO_L13N_0 IO_L14P_0 IO_L14N_0 IO_L15P_0 IO_L15N_0 IO_L16P_0 IO_L16N_0 IO_L21P_0 IO_L21N_0 IO_L22P_0 IO_L22N_0 IO_L23P_0 IO_L23N_0 IO_L24P_0 IO_L24N_0 MGTTXN0_101 MGTTXP0_101
www.xilinx.com
Spartan-6 FPGA Packaging (Advance Spec) UG385 (v1.0) June 2009
FG(G)676 Package-LX75T, LX100T, LX150T
Table 2-13:
Bank
FG(G)676 Package-LX75T, LX100T, LX150T (Cont'd)
Description Number LX100T LX100T LX100T LX100T LX100T Connect (NC)
MGTAVCCPLL0_101 MGTREFCLK0N_101 MGTREFCLK0P_101 MGTRXN0_101 MGTRXP0_101 MGTRREF_101 MGTRXN1_101 MGTAVTTRCAL_101 MGTRXP1_101 MGTAVCCPLL1_101 MGTREFCLK1N_101 MGTREFCLK1P_101 MGTTXN1_101 MGTTXP1_101 IO_L30P_0 IO_L30N_0 IO_L31P_0 IO_L31N_0 IO_L32P_0 IO_L32N_0 IO_L33P_0 IO_L33N_0 IO_L34P_GCLK19_0 IO_L34N_GCLK18_0 IO_L35P_GCLK17_0 IO_L35N_GCLK16_0 IO_L36P_GCLK15_0 IO_L36N_GCLK14_0 IO_L37P_GCLK13_0 IO_L37N_GCLK12_0 IO_L38P_0 IO_L38N_VREF_0 IO_L39P_0
Spartan-6 FPGA Packaging (Advance Spec) UG385 (v1.0) June 2009
www.xilinx.com
Chapter Pinout Tables
Table 2-13:
Bank
FG(G)676 Package-LX75T, LX100T, LX150T (Cont'd)
Description Number Connect (NC) LX100T LX100T LX100T LX100T LX100T
IO_L39N_0 IO_L40P_0 IO_L40N_0 IO_L41P_0 IO_L41N_0 MGTTXN0_123 MGTTXP0_123 MGTAVCCPLL0_123 MGTREFCLK0N_123 MGTREFCLK0P_123 MGTRXN0_123 MGTRXP0_123 MGTRXN1_123 MGTRXP1_123 MGTAVCCPLL1_123 MGTREFCLK1N_123 MGTREFCLK1P_123 MGTTXN1_123 MGTTXP1_123 IO_L43P_0 IO_L43N_0 IO_L48P_0 IO_L48N_0 IO_L49P_0 IO_L49N_0 IO_L50P_0 IO_L50N_0 IO_L51P_0 IO_L51N_0 IO_L56P_0 IO_L56N_0 IO_L57P_0 IO_L57N_0
www.xilinx.com
Spartan-6 FPGA Packaging (Advance Spec) UG385 (v1.0) June 2009
FG(G)676 Package-LX75T, LX100T, LX150T
Table 2-13:
Bank
FG(G)676 Package-LX75T, LX100T, LX150T (Cont'd)
Description Number Connect (NC)
IO_L58P_0 IO_L58N_0 IO_L59P_0 IO_L59N_0 IO_L62P_0 IO_L62N_VREF_0 IO_L63P_SCP7_0 IO_L63N_SCP6_0 IO_L64P_SCP5_0 IO_L64N_SCP4_0 IO_L65P_SCP3_0 IO_L65N_SCP2_0 IO_L66P_SCP1_0 IO_L66N_SCP0_0 IO_L1P_A25_5 IO_L1N_A24_VREF_5 IO_L2P_M5A13_5 IO_L2N_M5A14_5 IO_L3P_M5RESET_5 IO_L3N_M5A11_5 IO_L4P_M5CKE_5 IO_L4N_M5A12_5 IO_L5P_M5A8_5 IO_L5N_M5A9_5 IO_L6P_M5A10_5 IO_L6N_M5A4_5 IO_L7P_M5WE_5 IO_L7N_M5BA2_5 IO_L8P_M5A7_5
Spartan-6 FPGA Packaging (Advance Spec) UG385 (v1.0) June 2009
www.xilinx.com
Chapter Pinout Tables
Table 2-13:
Bank
FG(G)676 Package-LX75T, LX100T, LX150T (Cont'd)
Description Number Connect (NC)
IO_L8N_M5A2_5 IO_L9P_M5BA0_5 IO_L9N_M5BA1_5 IO_L10P_M5A0_5 IO_L10N_M5A1_5 IO_L11P_M5CLK_5 IO_L11N_M5CLKN_5 IO_L12P_M5A3_5 IO_L12N_M5ODT_5 IO_L13P_M5A5_5 IO_L13N_M5A6_5 IO_L14P_M5RASN_5 IO_L14N_M5CASN_5 IO_L15P_M5UDM_5 IO_L15N_M5LDM_5 IO_L16P_M5DQ4_5 IO_L16N_M5DQ5_5 IO_L17P_M5DQ6_5 IO_L17N_M5DQ7_5 IO_L18P_M5LDQS_5 IO_L18N_M5LDQSN_5 IO_L19P_M5DQ2_5 IO_L19N_M5DQ3_5 IO_L20P_M5DQ0_5 IO_L20N_M5DQ1_5 IO_L21P_M5DQ8_5 IO_L21N_M5DQ9_5 IO_L22P_M5DQ10_5 IO_L22N_M5DQ11_5 IO_L23P_M5UDQS_5 IO_L23N_M5UDQSN_5 IO_L24P_M5DQ12_5 IO_L24N_M5DQ13_5
www.xilinx.com
Spartan-6 FPGA Packaging (Advance Spec) UG385 (v1.0) June 2009
FG(G)676 Package-LX75T, LX100T, LX150T
Table 2-13:
Bank
FG(G)676 Package-LX75T, LX100T, LX150T (Cont'd)
Description Number Connect (NC)
IO_L25P_M5DQ14_5 IO_L25N_M5DQ15_5 IO_L26P_5 IO_L26N_VREF_5 IO_L27P_5 IO_L27N_5 IO_L28P_1 IO_L28N_VREF_1 IO_L29P_A23_M1A13_1 IO_L29N_A22_M1A14_1 IO_L30P_A21_M1RESET_1 IO_L30N_A20_M1A11_1 IO_L31P_A19_M1CKE_1 IO_L31N_A18_M1A12_1 IO_L32P_A17_M1A8_1 IO_L32N_A16_M1A9_1 IO_L33P_A15_M1A10_1 IO_L33N_A14_M1A4_1 IO_L34P_A13_M1WE_1 IO_L34N_A12_M1BA2_1 IO_L35P_A11_M1A7_1 IO_L35N_A10_M1A2_1 IO_L36P_A9_M1BA0_1 IO_L36N_A8_M1BA1_1 IO_L37P_A7_M1A0_1 IO_L37N_A6_M1A1_1 IO_L38P_A5_M1CLK_1 IO_L38N_A4_M1CLKN_1 IO_L39P_M1A3_1 IO_L39N_M1ODT_1 IO_L40P_GCLK11_M1A5_1 IO_L40N_GCLK10_M1A6_1 IO_L41P_GCLK9_IRDY1_M1RASN_1
Spartan-6 FPGA Packaging (Advance Spec) UG385 (v1.0) June 2009
www.xilinx.com
Chapter Pinout Tables
Table 2-13:
Bank
FG(G)676 Package-LX75T, LX100T, LX150T (Cont'd)
Description Number AA25 AA26 AD24 AD26 AB24 AB26 AC25 AC26 AE25 AE26 AA23 AA24 Connect (NC)
IO_L41N_GCLK8_M1CASN_1 IO_L42P_GCLK7_M1UDM_1 IO_L42N_GCLK6_TRDY1_M1LDM_1 IO_L43P_GCLK5_M1DQ4_1 IO_L43N_GCLK4_M1DQ5_1 IO_L44P_A3_M1DQ6_1 IO_L44N_A2_M1DQ7_1 IO_L45P_A1_M1LDQS_1 IO_L45N_A0_M1LDQSN_1 IO_L46P_FCS_B_M1DQ2_1 IO_L46N_FOE_B_M1DQ3_1 IO_L47P_FWE_B_M1DQ0_1 IO_L47N_LDC_M1DQ1_1 IO_L48P_HDC_M1DQ8_1 IO_L48N_M1DQ9_1 IO_L49P_M1DQ10_1 IO_L49N_M1DQ11_1 IO_L50P_M1UDQS_1 IO_L50N_M1UDQSN_1 IO_L51P_M1DQ12_1 IO_L51N_M1DQ13_1 IO_L52P_M1DQ14_1 IO_L52N_M1DQ15_1 IO_L53P_1 IO_L53N_VREF_1 IO_L66P_1 IO_L66N_1 IO_L67P_1 IO_L67N_1 IO_L68P_1 IO_L68N_1 IO_L69P_1 IO_L69N_VREF_1
www.xilinx.com
Spartan-6 FPGA Packaging (Advance Spec) UG385 (v1.0) June 2009
FG(G)676 Package-LX75T, LX100T, LX150T
Table 2-13:
Bank
FG(G)676 Package-LX75T, LX100T, LX150T (Cont'd)
Description Number AC23 AC24 AF25 AE24 AF24 AA22 AD23 AF23 AB22 AC22 AD22 AF22 AA21 AB21 AA17 AA19 AB19 Connect (NC)
IO_L74P_AWAKE_1 IO_L74N_DOUT_BUSY_1 RFUSE VBATT SUSPEND CMPCS_B_2 DONE_2 IO_L1P_CCLK_2 IO_L1N_M0_CMPMISO_2 IO_L2P_CMPCLK_2 IO_L2N_CMPMOSI_2 IO_L3P_D0_DIN_MISO_MISO1_2 IO_L3N_MOSI_CSI_B_MISO0_2 IO_L4P_2 IO_L4N_VREF_2 IO_L5P_2 IO_L5N_2 IO_L12P_D1_MISO2_2 IO_L12N_D2_MISO3_2 IO_L13P_M1_2 IO_L13N_D10_2 IO_L14P_D11_2 IO_L14N_D12_2 IO_L15P_2 IO_L15N_2 IO_L16P_2 IO_L16N_VREF_2 IO_L17P_2 IO_L17N_2 IO_L18P_2 IO_L18N_2 IO_L19P_2
Spartan-6 FPGA Packaging (Advance Spec) UG385 (v1.0) June 2009
www.xilinx.com
Chapter Pinout Tables
Table 2-13:
Bank
FG(G)676 Package-LX75T, LX100T, LX150T (Cont'd)
Description Number AA18 AB17 AE21 AF21 AE16 AE17 AF17 AC20 AD20 AC18 AD18 AD15 AC16 AD16 AE19 AF19 AA16 AA15 AB15 AE15 AF15 AB14 AC14 AE13 AF13 AD14 AF14 LX100T LX100T LX100T LX100T LX100T LX100T Connect (NC)
IO_L19N_2 IO_L20P_2 IO_L20N_2 MGTTXP1_267 MGTTXN1_267 MGTAVCCPLL1_267 MGTREFCLK1P_267 MGTREFCLK1N_267 MGTRXP1_267 MGTRXN1_267 MGTRXP0_267 MGTRXN0_267 MGTAVCCPLL0_267 MGTREFCLK0P_267 MGTREFCLK0N_267 MGTTXP0_267 MGTTXN0_267 IO_L24P_2 IO_L24N_VREF_2 IO_L26P_2 IO_L26N_2 IO_L27P_2 IO_L27N_2 IO_L28P_2 IO_L28N_2 IO_L29P_GCLK3_2 IO_L29N_GCLK2_2 IO_L30P_GCLK1_D13_2 IO_L30N_GCLK0_USERCCLK_2 IO_L31P_GCLK31_D14_2 IO_L31N_GCLK30_D15_2 IO_L32P_GCLK29_2 IO_L32N_GCLK28_2
www.xilinx.com
Spartan-6 FPGA Packaging (Advance Spec) UG385 (v1.0) June 2009
FG(G)676 Package-LX75T, LX100T, LX150T
Table 2-13:
Bank
FG(G)676 Package-LX75T, LX100T, LX150T (Cont'd)
Description Number AA12 AB13 AA13 AD13 AC12 AD12 AC10 AB12 AD10 AB10 AE12 AE11 AF11 AA11 AA10 AB11 LX100T LX100T LX100T LX100T Connect (NC)
IO_L33P_2 IO_L33N_2 IO_L34P_2 IO_L34N_2 IO_L35P_2 IO_L35N_2 IO_L36P_2 IO_L36N_2 MGTTXP1_245 MGTTXN1_245 MGTAVCCPLL1_245 MGTREFCLK1P_245 MGTREFCLK1N_245 MGTRXP1_245 MGTAVTTRCAL_245 MGTRXN1_245 MGTRREF_245 MGTRXP0_245 MGTRXN0_245 MGTAVCCPLL0_245 MGTREFCLK0P_245 MGTREFCLK0N_245 MGTTXP0_245 MGTTXN0_245 IO_L41P_2 IO_L41N_VREF_2 IO_L46P_2 IO_L46N_2 IO_L47P_2 IO_L47N_2 IO_L48P_D7_2 IO_L48N_RDWR_B_VREF_2 IO_L49P_D3_2
Spartan-6 FPGA Packaging (Advance Spec) UG385 (v1.0) June 2009
www.xilinx.com
Chapter Pinout Tables
Table 2-13:
Bank
FG(G)676 Package-LX75T, LX100T, LX150T (Cont'd)
Description Number Connect (NC)
IO_L49N_D4_2 IO_L50P_2 IO_L50N_2 IO_L51P_2 IO_L51N_2 IO_L52P_2 IO_L52N_2 IO_L53P_2 IO_L53N_2 IO_L61P_2 IO_L61N_VREF_2 IO_L62P_D5_2 IO_L62N_D6_2 IO_L63P_2 IO_L63N_2 IO_L64P_D8_2 IO_L64N_D9_2 IO_L65P_INIT_B_2 IO_L65N_CSO_B_2 PROGRAM_B_2 IO_L1P_3 IO_L1N_VREF_3 IO_L2P_3 IO_L2N_3 IO_L7P_3 IO_L7N_3 IO_L8P_3 IO_L8N_3 IO_L9P_3 IO_L9N_3 IO_L10P_3 IO_L10N_3 IO_L17P_3
www.xilinx.com
Spartan-6 FPGA Packaging (Advance Spec) UG385 (v1.0) June 2009
FG(G)676 Package-LX75T, LX100T, LX150T
Table 2-13:
Bank
FG(G)676 Package-LX75T, LX100T, LX150T (Cont'd)
Description Number Connect (NC)
IO_L17N_VREF_3 IO_L18P_3 IO_L18N_3 IO_L31P_3 IO_L31N_VREF_3 IO_L32P_M3DQ14_3 IO_L32N_M3DQ15_3 IO_L33P_M3DQ12_3 IO_L33N_M3DQ13_3 IO_L34P_M3UDQS_3 IO_L34N_M3UDQSN_3 IO_L35P_M3DQ10_3 IO_L35N_M3DQ11_3 IO_L36P_M3DQ8_3 IO_L36N_M3DQ9_3 IO_L37P_M3DQ0_3 IO_L37N_M3DQ1_3 IO_L38P_M3DQ2_3 IO_L38N_M3DQ3_3 IO_L39P_M3LDQS_3 IO_L39N_M3LDQSN_3 IO_L40P_M3DQ6_3 IO_L40N_M3DQ7_3 IO_L41P_GCLK27_M3DQ4_3 IO_L41N_GCLK26_M3DQ5_3 IO_L42P_GCLK25_TRDY2_M3UDM_3 IO_L42N_GCLK24_M3LDM_3 IO_L43P_GCLK23_M3RASN_3 IO_L43N_GCLK22_IRDY2_M3CASN_3 IO_L44P_GCLK21_M3A5_3 IO_L44N_GCLK20_M3A6_3 IO_L45P_M3A3_3 IO_L45N_M3ODT_3
Spartan-6 FPGA Packaging (Advance Spec) UG385 (v1.0) June 2009
www.xilinx.com
Chapter Pinout Tables
Table 2-13:
Bank
FG(G)676 Package-LX75T, LX100T, LX150T (Cont'd)
Description Number Connect (NC)
IO_L46P_M3CLK_3 IO_L46N_M3CLKN_3 IO_L47P_M3A0_3 IO_L47N_M3A1_3 IO_L48P_M3BA0_3 IO_L48N_M3BA1_3 IO_L49P_M3A7_3 IO_L49N_M3A2_3 IO_L50P_M3WE_3 IO_L50N_M3BA2_3 IO_L51P_M3A10_3 IO_L51N_M3A4_3 IO_L52P_M3A8_3 IO_L52N_M3A9_3 IO_L53P_M3CKE_3 IO_L53N_M3A12_3 IO_L54P_M3RESET_3 IO_L54N_M3A11_3 IO_L55P_M3A13_3 IO_L55N_M3A14_3 IO_L57P_3 IO_L57N_VREF_3 IO_L58P_4 IO_L58N_VREF_4 IO_L59P_M4DQ14_4 IO_L59N_M4DQ15_4 IO_L60P_M4DQ12_4 IO_L60N_M4DQ13_4 IO_L61P_M4UDQS_4 IO_L61N_M4UDQSN_4 IO_L62P_M4DQ10_4 IO_L62N_M4DQ11_4 IO_L63P_M4DQ8_4
www.xilinx.com
Spartan-6 FPGA Packaging (Advance Spec) UG385 (v1.0) June 2009
FG(G)676 Package-LX75T, LX100T, LX150T
Table 2-13:
Bank
FG(G)676 Package-LX75T, LX100T, LX150T (Cont'd)
Description Number Connect (NC)
IO_L63N_M4DQ9_4 IO_L64P_M4DQ0_4 IO_L64N_M4DQ1_4 IO_L65P_M4DQ2_4 IO_L65N_M4DQ3_4 IO_L66P_M4LDQS_4 IO_L66N_M4LDQSN_4 IO_L67P_M4DQ6_4 IO_L67N_M4DQ7_4 IO_L68P_M4DQ4_4 IO_L68N_M4DQ5_4 IO_L69P_M4UDM_4 IO_L69N_M4LDM_4 IO_L70P_M4RASN_4 IO_L70N_M4CASN_4 IO_L71P_M4A5_4 IO_L71N_M4A6_4 IO_L72P_M4A3_4 IO_L72N_M4ODT_4 IO_L73P_M4CLK_4 IO_L73N_M4CLKN_4 IO_L74P_M4A0_4 IO_L74N_M4A1_4 IO_L75P_M4BA0_4 IO_L75N_M4BA1_4 IO_L76P_M4A7_4 IO_L76N_M4A2_4 IO_L77P_M4WE_4 IO_L77N_M4BA2_4 IO_L78P_M4A10_4 IO_L78N_M4A4_4 IO_L79P_M4A8_4 IO_L79N_M4A9_4
Spartan-6 FPGA Packaging (Advance Spec) UG385 (v1.0) June 2009
www.xilinx.com
Chapter Pinout Tables
Table 2-13:
Bank
FG(G)676 Package-LX75T, LX100T, LX150T (Cont'd)
Description Number AB16 AB20 AB25 AC11 AC13 AC15 AC17 AD19 AD21 AE10 AE18 AE20 AE22 Connect (NC)
IO_L80P_M4CKE_4 IO_L80N_M4A12_4 IO_L81P_M4RESET_4 IO_L81N_M4A11_4 IO_L82P_M4A13_4 IO_L82N_M4A14_4 IO_L83P_4 IO_L83N_VREF_4
www.xilinx.com
Spartan-6 FPGA Packaging (Advance Spec) UG385 (v1.0) June 2009
FG(G)676 Package-LX75T, LX100T, LX150T
Table 2-13:
Bank
FG(G)676 Package-LX75T, LX100T, LX150T (Cont'd)
Description Number AF10 AF12 AF16 AF18 AF26 Connect (NC)
Spartan-6 FPGA Packaging (Advance Spec) UG385 (v1.0) June 2009
www.xilinx.com
Chapter Pinout Tables
Table 2-13:
Bank
FG(G)676 Package-LX75T, LX100T, LX150T (Cont'd)
Description Number Connect (NC)
MGTAVCC_101 MGTAVCC_123
www.xilinx.com
Spartan-6 FPGA Packaging (Advance Spec) UG385 (v1.0) June 2009
FG(G)676 Package-LX75T, LX100T, LX150T
Table 2-13:
Bank
FG(G)676 Package-LX75T, LX100T, LX150T (Cont'd)
Description Number AD11 AD17 AC19 AF20 AB18 AC21 Connect (NC)
MGTAVCC_245 MGTAVCC_267 MGTAVTTRX_101 MGTAVTTRX_123 MGTAVTTRX_245 MGTAVTTRX_267 MGTAVTTTX_101 MGTAVTTTX_123 MGTAVTTTX_245 MGTAVTTTX_267 VCCAUX VCCAUX VCCAUX VCCAUX VCCAUX VCCAUX VCCAUX VCCAUX VCCAUX VCCAUX VCCAUX VCCAUX VCCAUX VCCAUX VCCAUX VCCAUX VCCAUX VCCAUX VCCAUX VCCAUX VCCAUX VCCAUX VCCAUX
Spartan-6 FPGA Packaging (Advance Spec) UG385 (v1.0) June 2009
www.xilinx.com
Chapter Pinout Tables
Table 2-13:
Bank
FG(G)676 Package-LX75T, LX100T, LX150T (Cont'd)
Description Number Connect (NC)
VCCAUX VCCAUX VCCAUX VCCINT VCCINT VCCINT VCCINT VCCINT VCCINT VCCINT VCCINT VCCINT VCCINT VCCINT VCCINT VCCINT VCCINT VCCINT VCCINT VCCINT VCCINT VCCINT VCCINT VCCINT VCCINT VCCINT VCCINT VCCINT VCCINT VCCINT VCCINT VCCINT VCCINT
www.xilinx.com
Spartan-6 FPGA Packaging (Advance Spec) UG385 (v1.0) June 2009
FG(G)676 Package-LX75T, LX100T, LX150T
Table 2-13:
Bank
FG(G)676 Package-LX75T, LX100T, LX150T (Cont'd)
Description Number AB23 AD25 AA14 AA20 AE14 AE23 Connect (NC)
VCCINT VCCINT VCCO_0 VCCO_0 VCCO_0 VCCO_0 VCCO_0 VCCO_0 VCCO_0 VCCO_0 VCCO_0 VCCO_0 VCCO_1 VCCO_1 VCCO_1 VCCO_1 VCCO_1 VCCO_1 VCCO_1 VCCO_1 VCCO_2 VCCO_2 VCCO_2 VCCO_2 VCCO_2 VCCO_2 VCCO_2 VCCO_2 VCCO_2 VCCO_2 VCCO_3 VCCO_3 VCCO_3
Spartan-6 FPGA Packaging (Advance Spec) UG385 (v1.0) June 2009
www.xilinx.com
Chapter Pinout Tables
Table 2-13:
Bank
FG(G)676 Package-LX75T, LX100T, LX150T (Cont'd)
Description Number Connect (NC)
VCCO_3 VCCO_3 VCCO_3 VCCO_3 VCCO_3 VCCO_4 VCCO_4 VCCO_4 VCCO_4 VCCO_4 VCCO_4 VCCO_4 VCCO_5 VCCO_5 VCCO_5 VCCO_5 VCCO_5 VCCO_5 VCCO_5
www.xilinx.com
Spartan-6 FPGA Packaging (Advance Spec) UG385 (v1.0) June 2009
FG(G)900 Package-LX150
FG(G)900 Package-LX150
Table 2-14:
Bank
FG(G)900 Package-LX150
Description Number Connect (NC)
Data currently available devices this package.
FG(G)900 Package-LX100T LX150T
Table 2-15:
Bank
FG(G)900 Package-LX100T LX150T
Description Number Connect (NC)
Data currently available devices this package.
Spartan-6 FPGA Packaging (Advance Spec) UG385 (v1.0) June 2009
www.xilinx.com
Chapter Pinout Tables
www.xilinx.com
Spartan-6 FPGA Packaging (Advance Spec) UG385 (v1.0) June 2009
Chapter
Pinout SelectIO Bank Diagrams
Summary
This chapter provides pinout diagrams each Spartan-6 FPGA package/device combination. multi-function pins these diagrams represented symbols based functionality, using following precedence: VREF GCLK D0-D15 A0-A25
example, description such IO_L37N_GCLK12_0 represented with N_GCLK symbol, description such IO_L1N_VREF_0 represented with VREF symbol, description such IO_L13N_D10_2 represented with D0-D15 symbol. CPG196 Package-LX4, LX9, LX16, page Data devices listed this package currently available. TQG144 Package-LX4 LX9, page Data currently available. CSG225 Package-LX4, page Data this device this package currently available. CSG225 Package-LX9 LX16, page FT(G)256 Package-LX9, LX16, LX25, page CSG324 Package-LX9, page CSG324 Package-LX16, page CSG324 Package-LX25, page CSG324 Package-LX25T, page CSG324 Package-LX45, page CSG324 Package-LX45T, page FG(G)484 Package-LX25, page FG(G)484 Package-LX25T, page FG(G)484 Package-LX45, page FG(G)484 Package-LX75, page
Spartan-6 FPGA Packaging (Advance Spec) UG385 (v1.0) June 2009
www.xilinx.com
Chapter Pinout SelectIO Bank Diagrams
Data LX75 currently available. FG(G)484 Package-LX100, page FG(G)484 Package-LX150, page FG(G)484 Package-LX45T, LX75T, LX100T, LX150T, page Data LX75T currently available. CSG484 Package-LX45 LX75, page Data devices this package currently available. CSG484 Package-LX100, page Data devices this package currently available. CSG484 Package-LX150, page Data devices this package currently available. CSG484 Package-LX45T, LX75T, LX100T, LX150T, page Data devices this package currently available. FG(G)676 Package-LX45, page FG(G)676 Package-LX75, page Data LX75 currently available. FG(G)676 Package-LX75T, page Data LX75T currently available. FG(G)676 Package-LX100, page FG(G)676 Package-LX100T, page FG(G)676 Package-LX150, page FG(G)676 Package-LX150T, page FG(G)900 Package-LX100T, page Data devices this package currently available. FG(G)900 Package-LX150, page Data devices this package currently available. FG(G)900 Package-LX150T, page Data devices this package currently available.
CPG196 Package-LX4, LX9, LX16
Data devices listed this package currently available.
X-Ref Target Figure
Figure 3-1:
X-Ref Target Figure
CPG196 Package-LX4, LX9, LX16 Pinout Diagram
Figure 3-2:
CPG196 Package-LX4, LX9, LX16 SelectIO Bank Diagram
www.xilinx.com
Spartan-6 FPGA Packaging (Advance Spec) UG385 (v1.0) June 2009
TQG144 Package-LX4
TQG144 Package-LX4
Data currently available.
X-Ref Target Figure
P144 P143 P142 P141 P140 P139 P138 P137 P136 P135 P134 P133 P132 P131 P130 P129 P128 P127 P126 P125 P124 P123 P122 P121 P120 P119 P118 P117 P116 P115 P114 P113 P112 P111 P110 P109
P108 P107 P106 P105 P104 P103 P102 P101 P100
Spartan-6 FPGA Packaging (Advance Spec) UG385 (v1.0) June 2009
User Pins IO_LXXY_# Multi-Function Pins VREF P_GCLK N_GCLK
Dedicated Pins PROGRAM_B
Other Pins VCCAUX VCCINT VCCO
CCLK DOUT_BUSY HSWAPEN INIT
DONE
SUSPEND
RDWR_B_VREF
AWAKE
CMPCS RFUSE
UG385_c3_03_062209
Figure 3-3:
TQG144 Package-LX4 Pinout Diagram
www.xilinx.com
Chapter Pinout SelectIO Bank Diagrams
X-Ref Target Figure
P144 P143 P142 P141 P140 P139 P138 P137 P136 P135 P134 P133 P132 P131 P130 P129 P128 P127 P126 P125 P124 P123 P122 P121 P120 P119 P118 P117 P116 P115 P114 P113 P112 P111 P110 P109
P108 P107 P106 P105 P104 P103 P102 P101 P100
Figure 3-4: TQG144 Package-LX4 SelectIO Bank Diagram
X-Ref Target Figure
X-Ref Target Figure
UG385_c3_04_062209
CSG225 Package-LX4
Data
Other recent searches
SK200DHL066 - SK200DHL066 SK200DHL066 Datasheet
SBOS175 - SBOS175 SBOS175 Datasheet
RFB915 - RFB915 RFB915 Datasheet
PDN0311 - PDN0311 PDN0311 Datasheet
MSC8122 - MSC8122 MSC8122 Datasheet
MAX4074 - MAX4074 MAX4074 Datasheet
MAX4078 - MAX4078 MAX4078 Datasheet
MAX4074 - MAX4074 MAX4074 Datasheet
MAX4075 - MAX4075 MAX4075 Datasheet
MAX4076 - MAX4076 MAX4076 Datasheet
MAX4077 - MAX4077 MAX4077 Datasheet
MAX4078 - MAX4078 MAX4078 Datasheet
MAX4074 - MAX4074 MAX4074 Datasheet
MAX4076 - MAX4076 MAX4076 Datasheet
B88069X2360C103 - B88069X2360C103 B88069X2360C103 Datasheet
AN012 - AN012 AN012 Datasheet
2SK2212 - 2SK2212 2SK2212 Datasheet
Privacy Policy | Disclaimer
© 2012 Datasheet Archive
