STPC Atlas Local Mode Evaluation User Manual with ATLASLBBD Board
|
|
|
Top Searches for this datasheet
ATLASLBBD
STPC Atlas Local Mode Evaluation User Manual
with ATLASLBBD Board Issue April 2001
Information provided believed accurate reliable. However, Microelectronics assumes responsibility consequences such information infringements patents other rights third parties which result from use. Specifications mentioned this publication subject change without notice. This publication supersedes replaces information previously supplied.
STMicroelectronics
1/52
Issue
STPC Atlas Local Mode Evaluation User Manual
2/52
Issue
BOARD ERRATA
This Errata concerns ATLASLBBD
Please note; This board revision final board release. some limitation: board stable tested upto 90MHz/90MHz (HClk/MClk). 100MHz/100MHz, some glitch appear VGA. SDRAM DIMM Socket can't used. PCMCIA don't work.
Issue
BOARD ERRATA
Issue
Motherboard Functional Specification
ATLASLBBD GLANCE 1.1.1 STPC 1.1.2 Cache Memory 1.1.3 Main Memory 1.1.4 Slots 1.1.5 Interfaces
UNIFIED MEMORY ARCHITECTURE CORE INTEGRATED CHIPSET FUNCTIONS MEMORY INTERFACE LOCAL INTERFACE INTERFACE GRAPHICS
Hardware Installation
JUMPERS 2.1.1 Setting Jumpers 2.1.2 Jumper Switch Setting Symbols DEFAULT JUMPER SETTINGS. INSTALLATION 2.3.1 Step Installing Memory 2.3.2 Step Clear CMOS Memory 2.3.3 Step Setting STPC Atlas Speed (S500 2.3.4 Step Setting Clock Speed (S500 2.3.5 Step Selecting Mode (S500 2.3.6 Step Clock Synchronisation (S500 2.3.7 Jumper Setting Summary
JTAG Facility
INTRODUCTION
5/52
Issue
STPC Atlas Local Mode Evaluation User Manual JTAG CHAIN DESCRIPTION JTAG CONNECTOR DETAILS
Software Installation
WINDOWS®CE DRIVER WINDOWS®95 GRAPHICS DRIVER INSTALLATION
Motherboard Resources
SYSTEM ADDRESS MEMORY ADDRESS MAP. ADDRESS INTERRUPTS CHANNELS
Motherboard Hardware Specification
CONNECTORS CONNECTOR CONNECTION DEFINITIONS 6.2.1 Connector 6.2.2 Mouse Connector 6.2.3 Keyboard Connector 6.2.4 Parallel Port Connector 6.2.5 CVBS Video Connectors 6.2.6 S-VHS Video Connector 6.2.7 Digital Video Input Connector 6.2.8 Connectors 6.2.9 Port Connectors 6.2.10COM (Serial Port) Connectors 6.2.11IDE Connectors 6.2.12ATX Power Supply Connector 6.2.13TFT Screen Output 6.2.14TFT Backlight Power Connector 6.2.15JTAG Connector 6.2.16GPIO Connector 6.2.17I2C Connector 6.2.18Local Connector
ELECTRICAL SPECIFICATIONS
6/52
Issue
Technical Support
7/52
Issue
STPC Atlas Local Mode Evaluation User Manual
8/52
Issue
Motherboard Functional Specification
Motherboard Functional Specification
Atlas Local Board (ATLASLBBD) high-performance personal computer system based STPC Atlas microprocessor, running with external 14.31818 quartz crystal oscillator.
ATLASLBBD Glance
Each physical area board, illustrated board layout block diagram (Figure 1-1), described briefly following paragraphs. functional block schematic diagram board given Figure 1-2.
1.1.1 STPC
Supports STPC Atlas MHz.
1.1.2 Cache Memory
Integrated write back cache. cache subsystem installed.
1.1.3 Main Memory
first bank made using soldered SDRAM memory chips. capacity each these chips default Mbits, these components replaced either Mbit Mbit chips, thanks dual-footprint. second bank made using single DIMM socket which supports single-sided 168-pin DIMM modules.
1.1.4 Slots
32-bit slots. Local slot.
1.1.5 Interfaces
power supply. Keyboard, Mouse, Parallel Interface, Serial Interfaces. master, slave. Real Time Clock. Boot flash. Disk-On-Chip. interface. SVGA monitor. Video input port (analog digital). Screen Interface. JTAG interface. GPIO connector. bus. Speaker, Reset button, Power On/Off button.
9/52
Issue
Motherboard Functional Specification Display BIOS POST code (also helpful software debug).
Dimensions: 24.5 78.5 four layer PCB. Mounting: mounting holes.
Drawing issued later
Figure 1-1. Board Layout Block Diagram
10/52
Issue
Mouse Connector Logic connector
Micronas
Parallel port
Serial ports
ports
Keyboard
8bit boot Flash
Disk chip
Flash
Video
JTAG
JTAG
Local slot Local
STPC
Atlas
3.3V VCore
14.318 quartz Connector VCore (2.5V)
Figure 1-2. Board Functional Schematic Block Diagram
Issue
slots
UIDE connectors JTAG SDRAM connector soldered SDRAM bank
Reset logic/button Power logic/button
Debug features
GPIO
Front panel connectors
Legend:
Function
Connector, slot socket
Motherboard Functional Specification
11/52
Motherboard Functional Specification
Unified Memory Architecture
STPC Atlas makes tightly coupled Unified Memory Architecture (UMA), where same memory array used main memory graphics frame-buffer. This means reduction total system memory system performances that equal that comparable frame buffer system memory based system, generally much better, higher memory bandwidth allowed attaching graphics engine directly 64-bit processor host interface running speed processor rather than traditional bus.
Core
heart STPC Atlas advanced processor block that includes powerful processor core along with 64-bit SDRAM controller, advanced 64-bit accelerated graphics video controller, high speed local-bus controller Industry standard chip functions (Interrupt controller, UltraDMA Controller, Interval timer bus). STPC Atlas addition, output, Video Input super features including host hub.
Integrated Chipset Functions
`standard' chipset functions (DMA, interrupt controller, timers, power management logic) integrated together with processor core; additional bandwidth functions such communication ports accessed STPC Atlas internal bus. following features directly implemented STPC Atlas: Powerful Processor 64-Bit SDRAM Controller Graphics Controller SVGA Controller RAMDAC Enhanced Graphics Engine Video Input Port Video Pipeline Up-Scaler Video Colour Space Converter Chroma Colour Support Display Controller Compliant Master/Slave/Arbiter Master/Slave Controller 16-Bit Local Interface PCMCIA Interface Controller Ultra DMA-33 Controller Host Interfaces Features PC/AT+ Keyboard Controller PS/2 Mouse Controller
12/52
Issue
Motherboard Functional Specification Serial Ports Parallel Port General Purpose I/Os Interface Integrated Peripheral Controller Controller Interrupt Controller Timer/Counters Power Management Unit Watchdog JTAG IEEE1149.1
Memory Interface
STPC Atlas handles memory data directly, controlling from MBytes MBytes. SDRAM controller supports accesses Memory Banks to/from (via host), from to/from CRTC, VIDEO with Video Pipeline (Banks which populated with either single-sided double-sided 72-bit (4-bit parity) memory devices. Parity supported. memory interface comprises soldered memory bank plus DIMM socket single-sided memory modules only. SDRAM controller supports 64-bit wide Memory Banks, with buffered unbuffered SDRAM devices devices. SDRAM devices must support Full Page Mode Type access. STPC Atlas Memory Controller provides various programmable SDRAM parameters allow SDRAM interface optimised different processor speeds, SDRAM speed grades Latency. implements 64-bit single memory subsystem both system well Frame Buffer memory. other words, size DRAM available system reduced size DRAM allocated Frame Buffer.
Local Interface
latency asynchronous bus. 16-bit data with word steering capability. Programmable timing (Host clock granularity) Four Programmable Flash Chip Select signals. Eight Programmable Chip Select signals. device timing (setup recovery time) programmable. Supports 32-bit Flash burst. Two-level hardware protection Flash boot block protection. Supports banks flash devices with boot block shadowed 0x000F0000. Reallocatable Memory space Windows.
13/52
Issue
Motherboard Functional Specification
Interface
main data communication link STPC Atlas chip. STPC Atlas translates appropriate host Memory cycles onto bus. also supports generation Configuration cycles bus. STPC Atlas, agent (host bridge class), fully complies with specification 2.1. chip-set also implements mandatory header registers Type configuration space easy porting aware system BIOS. device contains arbitration function three external devices.
Graphics
Graphics functions controlled through on-chip SVGA controller monitor display produced through graphics display engine. This Graphics Engine tuned work with host provide balanced graphics system with silicon area cost. performs limited graphics drawing operations which include hardware acceleration text, bitblts, transparent blts fills. results these operations change contents on-screen off-screen frame buffer areas SDRAM memory. frame buffer occupy space Mbytes anywhere physical main memory. maximum graphics resolution supported 1280 1024 Million colours refresh rate SVGA compatible. Horizontal timing fields compatible while vertical fields extended accommodate above display resolution. main features Enhanced Graphics Controller listed below: Supports pixel depths 8-bit, 16-bit, 24-bit 32-bit. Full BitBLT implementation raster operations defined Windows. Supports four transparent modes Bitmap Transparency, Pattern Transparency, Source Transparency Destination Transparency. Hardware clipping Fast line draw engine with anti-aliasing. Fast triangle fill engine. Supports 4-bit alpha blended font anti-aliased text display. Complete double buffered registers pipelined operation. 64-bit wide pipelined architecture running MHz. High performance 64-bit windows accelerator. Complete backward compatibility SVGA standards. Hardware acceleration Text (generalized expansion), bitblts fills. long linear Frame Buffer. output analog format, Interlacing supported
generate output, STPC Atlas extracts digital video stream before RAMDAC reformats format. height width flat panel programmable through configuration registers size 1024 1024. default, lower resolution images cover only part larger panel. STPC Atlas
14/52
Issue
Motherboard Functional Specification allows user expand image vertically horizontally text mode inserting programmable blank pixels. allows expansion image vertically horizontally graphics mode replicating pixels. replication times every pixel independently programmable vertical horizontal directions. power supply cable connected board-mounted 10-pin connector using 5-pin female header. signal cable cable suit Molex connector type 52030-3010 equivalent. Molex connector information found Molex site: WWW: http://www.Molex.com PanelLinkand LVDS supported directly externally implemented. PanelLinkis proprietary interconnect protocol defined Silicon Image, Inc. consists transmitter that takes parallel video/graphics data from host graphics controller transmits serially high speed receiver which controls panel. interface designed support connection this control signal PanelLinktransmitter. Given below list devices that known supported. This list only indicative other types used. Manufacturer HAPD HAPD Electronics Sharp Hyunday Part Number HLD1209 HLD1210 NL6448 NL8060AC26-11 LM151X2 LQ64D341 HT15x22 Resolution 800x600 800x600 640x480 800x600 1024x768 640x480 1024x768
15/52
Issue
Motherboard Functional Specification
16/52
Issue
Hardware Installation
Hardware Installation
Installing system board requires configuration switches, setting jumpers attachment connectors.
Jumpers
Jumpers system board provide information your system about installed options system settings.
2.1.1 Setting Jumpers
Configure system board option setting jumpers. Note: When jumper left open, leave plastic jumper attached pins save losing
2.1.2 Jumper Switch Setting Symbols
2-pin jumpers, following symbols used: Close pins with jumper cap.
Open pins without jumper cap.
3-pin jumpers, following symbols used: Close pins with jumper cap.
Close pins with jumper
17/52
Issue
Hardware Installation
S500 switches, following symbols used: Push button side switch marking) related entry logical "0". Pull button bottom side switch related entry logical
18/52
Issue
Hardware Installation
Default Jumper Settings.
Table 2-1. Default Jumper Settings
Jumper J1901 Purpose CMOS clean-up default: Normal mode Setting Jumper
J3302
Board power control default: Switch soft control
power value J3800 default:
Disk-on-Chip Address Range
System configuration default: HCLK (CPU) S500 clock HCLK/3 Clock Multiplier
defined
19/52
Issue
Hardware Installation
Installation
main board installation, important that jumper settings correctly. Improper jumper settings cause system instability system hang-up. Please follow installation procedures given below.
2.3.1 Step Installing Memory
main board supports four dual-footprint sockets soldered SDRAM memory devices also single DIMM SDRAM socket. Soldered SDRAM Atlas Local Board normally supplied with four 16-bit, 54-pin TSOP(ll)) devices soldered board. required, these could replaced with four 16-bit, 50-pin TSOP(ll)) devices with four 16-bit, 54-pin TSOP(ll)) devices. Note: 16-bit, 54-pin TSOP(ll)) devices supported. DIMM Socket second bank memory uses DIMM socket insertion single-sided 168-pin DIMM module. Buffered, buffered registered DIMM modules supported, where type DIMM module fitted dependent type soldered SDRAM fitted. default soldered SDRAM devices, single-sided DIMMS with either chips used. soldered SDRAM devices fitted, DIMM modules with chips only used. soldered SDRAM devices, DIMM modules with chips used. Provision included fitting terminator devices, U709 U710, type PACDN005, needed when DIMM module that does conform SDRAM standard fitted. Note default condition terminators fitted.
2.3.2 Step Clear CMOS Memory
BOARD OPERATING, switch board using PB3301 Power button. Place jumper J1901 seconds then remove (default). Verify that switches S500 configured with default settings described Table 2-1.
2.3.3 Step Setting STPC Atlas Speed (S500
Using S500 switch, keys given Table 2-2, according expected speed. This validated reset Power This speed corresponds HCLK (CPU) clock. devices, core runs twice this speed.
20/52
Issue
Hardware Installation Warning: Improper speed setting cause serious damage STPC.
Table 2-2. S500 -1.3 Settings
Setting S500 S500 S500
21/52
Issue
Hardware Installation
2.3.4 Step Setting Clock Speed (S500
Using S500 switch, keys given Table Table 2-4, according STPC Atlas HCLK (CPU) speed setup required clock speed. This validated reset Power
Table 2-3. S500 Setting
Setting HCLK HCLK S500
Table 2-4. S500 Setting
Setting clock from clock from S500
2.3.5 Step Selecting Mode (S500
configuration done setting S500 switch, given Table 2-5. core STPC Atlas will then twice HCLK clock specified setting S500 keys This validated after reset Power
Table 2-5. S500 Setting
Setting Mode Mode S500
22/52
Issue
Hardware Installation
2.3.6 Step Clock Synchronisation (S500
Table 2-6. S500 Setting
Setting MCLK HCLK synchronised MCLK HCLK synchronised S500
2.3.7 Jumper Setting Summary
Table 2-7. Jumper Setting Summary
Jumper S500-5 S500-[4,7] S500-[1-3] S500-[6] S500-[8] J1901 Title Clock Mode Clock Frequency Clock Frequency Boot Flash Width HCLK/MCLK Synchronisation CMOS Setting Mode OFF: Mode Table 2-3. Table 2-4. seeTable 2-2. 8-bit OFF: 16-bit MCLK HCLK synchronized OFF: MCLK HCLK synchronized Reset CMOS OFF: Normal Mode S1-3: Spare: S1-4: Boot Select: S1-1: Disk-on-Chip Switch S1-2: Disk-on-Chip Switch 1-2: Switch Soft Control J3302 Power Control 2-3: Force OFF: Force 1-2: 2-3:
Disk-On-Chip Address Range
J3800
Power Supply
23/52
Issue
Hardware Installation
24/52
Issue
JTAG Facility
JTAG Facility
Introduction
JTAG (Joint Test Action Group) facility complies with requirements IEEE1149.1, common protocol boundary-scan architecture developed into industrial standard. requires special test circuits inputs outputs (boundary-scan) selected semi-conductor components, together with logic control these test circuits. 4-wire serial test combines test circuits into complete test group which controlled test bus. further detailed information, refer publication IEEE Standard Test Access Port Boundary-Scan Architecture, IEEE 1149.1. ATLAS Local Evaluation Board includes JTAG connector (P4000 Table 3-2). This used program Programmable Logic Device (PLD) allows STPC Atlas JTAG debug facilities. Access JTAG chain possible using external equipped with suitable hardware software example, Altera BitBlaster Serial Download Cable Altera Maxplus+II software (see Figure 3-1). further details, visit Altera Internet Website http://www.altera.com
Figure 3-1. Example Test System
10-way Flying Lead with Altera Maxplus+II Software RS-232 Cable
Port
STPC EVALUATION BOARD
Altera
JTAG CONNECTOR
BitBlaster
JTAG Chain Description
There three JTAG components interconnected form JTAG chain. These EPM7064S PLD, VPX3226E Analog-to-Digital Video Decoder STPC Atlas, shown Figure 3-2. required parameters configure correctly JTAG chain given Table 3-1.
25/53
Issue
JTAG Facility
STPC JTAG Connector
EPM7064S
VPX3226E
Figure 3-2. JTAG Chain
Table 3-1. JTAG Configuration Parameters STPC Atlas Boundary Scan Length: Instruction Register Length: 0CC15041 1029 bits EPM7064S 070640DD bits VPX3226E 133500D9 bits
JTAG Connector Details
Table 3-2. JTAG Connector (P4000)
Signal Name (Test Data Input) (Test Mode Select) TRST (Test Reset) (Test Data Output) (Test Clock) Connection
26/53
Issue
Software Installation
Software Installation
ATLASLBBD package does include software floppy disk. software however available internet Note also that ATLASLBBD does include floppy disk drive port, loading software will require external equipment, such CD-ROM reader, hard disk drive, etc., network serial port connection.
Windows®CE Driver
Windows®CE targets embedded systems thus closely linked target application. STPC Graphics driver intended implemented through standard user interface Windows®95 STPC Graphics driver. Like other Windows®CE driver, should used compiled within Windows®CE Software Development environment. Please refer Microsoft® Windows®CE related documentation further details.
Windows®95 Graphics Driver Installation
Open Control Panel (Start, Settings, Control Panel). Select Display icon. Select Settings then Change Display Type. Select Change Adapter Type then select Have Disk. Enter drive details (use Browse required) press Follow instructions screen.
27/52
Issue
Software Installation
28/52
Issue
Motherboard Resources
Motherboard Resources
System Address
This section describes mapping memory address spaces. Also covered this section configuration space mapping
Memory Address Map.
Table 5-1. Memory Address
Address Range (Dec) 1024K-16984K 896K-1024K 768K-800K 736K-768K 704K-736K 640K-704K 0K-640K Address Range (Hex) 100000h-1000000h 0E0000h-0FFFFFh 0C0000h-0C7FFFFh 0B8000h-0BFFFFh 0B0000h-0B7FFFh 0A0000h-0AFFFFh 0-9FFFFh Size 15960 Description Extended Memory System Bios Graphic Bios Colour Text Memory Mono Chrome Text Memory "Graphics" Memory Conventional Memory
Address
system chip-set implements number registers address space, given following Address Map.
Table 5-2. Address
Address Range (Hex) 0000h-000Fh 0020h-0021h 0022h-0023h 0040h-0043h 0060h 0061h 0064h 0070h 0071h 0072h-0073h 0078h 0080h-008Fh 00A0h-00A1h 00C0h-00DEh 00F0h Size (Hex) Bytes Bytes Bytes Bytes Byte Byte Byte Byte Byte Bytes Byte Bytes Bytes Bytes Byte Description Controller (8237) Interrupt Controller (8259) STPC Specific Registers Timer Controller (8254) Keyboard Controller Data Byte Port Ctlr, CMD,STAT Byte Real Time Clock Address Real Time Clock Data Board Identification/POST Code General Purpose Page Registers Interrupt Controller (8259) Controller (8237) Reset Numeric Error
29/52
Issue
Motherboard Resources
Table 5-2. Address
Address Range (Hex) 0102h 0170h-0177h 01F0h-01F7h 0278h-027Bh 02F8h-02FFh 0378h-037Fh 03B4h, 03B5h, 03BAh 03D4h, 03D5h, 03DAh 03C0h-03CFh 03F6h 03F7h, bits 03F8h-03FFh 0CF8h 0CFCh-0CFFh 046E8h C000h-C0FFh Size (Hex) Byte Bytes Bytes Bytes Bytes Bytes bytes Bytes Bytes Byte bits Bytes Byte Bytes Byte Bytes Description Setup Register Secondary Channel Primary Channel Parallel Port Serial Port Parallel Port Registers Registers Registers Command Port Status Port Serial Port Configuration Address Register Configuration Data Registers Add-in mode enable Register Configuration Registers
30/52
Issue
Motherboard Resources
Interrupts Channels
Table 5-3. Channels
System Resource Parity Error Reserved, Interval Timer Reserved, Keyboard Buffer Full Reserved, Cascade Interrupt from Interrupt Controller Serial Port Serial Port Parallel Port User available Parallel Port Real Time Clock User available (Video) User available User available PS/2 Mouse Port Reserved, Math Coprocessor User available
Table 5-4. Channels
16-bit 16-bit 16-bit Data Width 8-bit 8-bit 8-bit 8-bit System Resource User available User available User available Parallel Port (ECP mode) Reserved, Cascade Channel User Available User Available User Available
31/52
Issue
Motherboard Resources
32/52
Issue
Motherboard Hardware Specification
Motherboard Hardware Specification
Connectors
following table (Table 6-1) contains full list connectors implemented board. Refer numbered Table given connection details.
Table 6-1. Connectors List
Identification P900, P901 P700 P1700 P3100 J3100 P3102 P3109 P2701 P2511 P2501 P2506 P2507 P2100 P2101 P2300 P3300 P3800 P3801 P4000 P3700 P4400 J3300 J3301 Table Table 6-10, Table 6-11 Table 6-12 Table 6-22 Table Table Table Table Table Table Table Table Table 6-14 Table 6-14 Table 6-15 Table 6-15 Table 6-13 Table 6-16 Table 6-17 Table 6-18 Table 6-19 Table 6-20 Table 6-21 Name Slot SDRAM socket Local Connector CVBS Video Input CVBS Video Input Digital Video Input Port S-VHS Video Input Mouse Keyboard Parallel Port Port Port Primary Secondary Ports Power Supply Screen Output Power JTAG GPIO Reset Button Power Button Dual Mini DB25 Straight header Shrouded Straight header Shrouded Straight header Dual connector pins Straight header Straight header Straight header Straight header Straight header Straight header Type 168-pin DIMM connector DIN41612 male CINCH Straight header Straight header Pins
33/52
Issue
Motherboard Hardware Specification
Connector Connection Definitions 6.2.1 Connector
Table 6-2. Standard Connector (P2701)
Signal Name Green Blue Fuse DDCDAT DDCCLK
6.2.2 Mouse Connector
Table 6-3. Mouse Connector (P2511 upper side)
Signal Name MData MVCC MClk
34/52
Issue
Motherboard Hardware Specification
6.2.3 Keyboard Connector
Table 6-4. Keyboard Connector (P2511 lower side)
Signal Name KBData KBVCC KBClk
6.2.4 Parallel Port Connector
Table 6-5. Parallel Connector (P2501)
Signal Name STROBE# BUSY SLCT ERROR# SLCTIN# Signal Name ACK# AUTOFD INIT#
35/52
Issue
Motherboard Hardware Specification
6.2.5 CVBS Video Connectors
Table 6-6. CVBS Video Connector (P3100)
Signal Name COMPOSITE VIDEO
Table 6-7. CVBS Video Connector (J3100)
Signal Name COMPOSITE VIDEO
36/52
Issue
Motherboard Hardware Specification
6.2.6 S-VHS Video Connector
Table 6-8. S-VHS Video Connector (P3109)
Signal Name Y_IN C_IN
6.2.7 Digital Video Input Connector
Table 6-9. Digital Video Input Port (P3102)
Signal Name VIP_D0 VIP_D1 VIP_D2 Connected VIP_D3 Connected VIP_D4 Connected VIP_D5 VIP_SCL VIP_D6 VIP_D7 VIP_VCLOCK VIP_VCS VIP_ODD/EVEN# Connected Connected VIP_SDA
37/52
Issue
Motherboard Hardware Specification
6.2.8 Connectors
Table 6-10. Connectors (P900 P901)
Signal Name +12V next tables next tables Reserved Reserved Reserved RESET# next tables Reserved AD30 3.3V AD28 AD26 AD24 next tables 3.3V AD22 AD20 AD18 AD16 3.3V FRAME# Signal Name -12V next tables next tables Reserved Reserved PCICLK next tables AD31 AD29 AD27 AD25 3.3V CBE3# AD23 AD21 AD19 3.3V AD17 CBE2# IRDY-
38/52
Issue
Motherboard Hardware Specification
Table 6-10. Connectors (P900 P901)
Signal Name TRDY# STOP# 3.3V SDONE SBO# AD15 3.3V AD13 AD11 CBE0# 3.3V Signal Name 3.3V DEVSEL# PCILOCK# PERR# 3.3V SERR# 3.3V CBE1# AD14 AD12 AD10 3.3V
Table 6-11. Connector (P901)
Signal Name PCI_INT1# PCI_INT3# PCI_GNT1# IDSELB (AD31) PCI_REQ1# PCI_INT2# PCI_INT0# Signal Name
39/52
Issue
Motherboard Hardware Specification
Table 6-12. Connector (P900)
Signal Name PCI_INT0# PCI_INT2# PCI_GNT0# IDSELA (AD30) PCI_REQ0# PCI_INT1# PCI_INT3# Signal Name
6.2.9 Port Connectors
Table 6-13. Dual Connector (P2300)
Signal Name Data0Data0+ Data1Data1+ Fuse
40/52
Issue
Motherboard Hardware Specification
6.2.10 (Serial Port) Connectors
Table 6-14. (Serial Port) Connectors (P2506, P2507)
Signal Name HDCD# HRxD HTxD HDTR# HDSR# HRTS# HCTS# HRI# (SubD P2506) (Header P2507)
41/52
Issue
Motherboard Hardware Specification
6.2.11 Connectors
Table 6-15. Connectors (P2100, P2101)
Signal Name RST# DREQ DIOW# DIOR# IOCHRDY DACK# HCS#0 Activity Signal Name HD10 HD11 HD12 HD13 HD14 HD15 IOCS16# HCS#1
42/52
Issue
Motherboard Hardware Specification
6.2.12 Power Supply Connector
Table 6-16. Power Supply Connector (P3300)
Signal Name +3.3V -12V Signal Name +3.3V +3.3V POWER GOOD Supply Backup +12V
6.2.13 Screen Output
Table 6-17. Screen Output Connector (P3800)
Signal Name DCLK FPLINE FPFRAME
43/52
Issue
Motherboard Hardware Specification
Table 6-17. Screen Output Connector (P3800)
Signal Name TFTVCC TFTVCC
44/52
Issue
Motherboard Hardware Specification
6.2.14 Backlight Power Connector
Table 6-18. Backlight Power Connector (P3801)
Signal Name TFT_ENVDD12V TFT_ENVDD5V TFT_PWM TFT_VCC Variable voltage
45/52
Issue
Motherboard Hardware Specification
6.2.15 JTAG Connector
Table 6-19. JTAG Connector (P4000)
Signal Name TRST TCLK Connection
6.2.16 GPIO Connector
Table 6-20. GPIO Connector (P3700)
Signal Name GPIO_0 GPIO_1 GPIO_13 GPIO_2 GPIO_3 GPIO_14 GPIO_4 GPIO_5 GPIO_15 GPIO_6 GPIO_7 GPIO_8 GPIO_9 GPIO_10
46/52
Issue
Motherboard Hardware Specification
Table 6-20. GPIO Connector (P3700)
Signal Name GPIO_11 GPIO_12
6.2.17 Connector
Table 6-21. Connector (P4400)
Signal Name
6.2.18 Local Connector
Table 6-22. Local Connector (P1700) Signal Name IOCS#0 IOCS#1 Signal Name SYSRESET# LB2_IOCS#7 GPIO_0 GPIO_1 Signal Name
47/52
Issue
Motherboard Hardware Specification
Table 6-22. Local Connector (P1700) Signal Name IOCS#2 IOCS#3 IOCS#4 IOCS#5 IOCS#6 BE#0 BE#1 READY# FCS0L# FCS0H# FCS1L# FCS1H# Signal Name IRQ11 IRQ10 IRQ5 IRQ6 Signal Name 14.318 ISA_CLK2X ISA_CLK
48/52
Issue
Motherboard Hardware Specification
Electrical Specifications
Power Supply used power this board must have following characteristics.
Table 6-23. Power Supply Characteristics
Voltage +3.3 Precision +/-500
Details Gerber designs available site.
49/52
Issue
Motherboard Hardware Specification
50/52
Issue
Technical Support
Technical Support
Visit STMicroelectronics Internet World Wide (WWW) product presentation, technical literature product support information. dedicated STPC section available, providing date hardware documentation software tools. updated versions this ATLASLBBD User Manual will found this section. Technical questions regarding ATLASLBBD Evaluation other STPC related product should addressed your nearest Microelectronics Sales Office. STMicroelectronics address
http://www.st.com/stpc
51/52
Issue
Technical Support
52/52
Issue
Information furnished believed accurate reliable. However, STMicroelectronics assumes responsibility consequences such information infringement patents other rights third parties which result from use. license granted implication otherwise under patent patent rights STMicroelectronics. Specifications mentioned this publication subject change without notice. This publication supersedes replaces information previously supplied. STMicroelectronics products authorized critical components life support devices systems without express written approval STMicroelectronics. 2000 STMicroelectronics Rights Reserved logo registered trademark STMicroelectronics. other names property their respective owners. STMicroelectronics GROUP COMPANIES Australia Brazil China France Germany Italy Japan Korea Malaysia Malta Mexico Morocco Netherlands Singapore Spain Sweden Switzerland Taiwan Thailand United Kingdom U.S.A.
Issue This preliminary information product development undergoing evaluation. Details subject change without notice.
Other recent searches
TAS5026A - TAS5026A TAS5026A Datasheet
SLLS056D - SLLS056D SLLS056D Datasheet
LI018V1 - LI018V1 LI018V1 Datasheet
2002 - 2002 2002 Datasheet
ICS291 - ICS291 ICS291 Datasheet
HY5600 - HY5600 HY5600 Datasheet
1SS400 - 1SS400 1SS400 Datasheet
Privacy Policy | Disclaimer
© 2012 Datasheet Archive
