The Datasheet Archive - 100 Million Datasheets from 7500 Manufacturers.    


Datasheet Search Engine   
 
Part # or Description: • 5V RS232 Driver • 2SC5066* • "Real Time Clock" • "USB connector" • "blue led" 5mm • 10 watt zener diode • 2N3055* motorola
 
Search Tip: Try entering the part number only. Include a wildcard (eg. lm317* or 1n4148*)

 

 

Monolithic Digital LB11870 Polygonal Mirror Motors Thre


Datasheet Thumbnail

  

Download PDF



Top Searches for this datasheet



Ordering number EN7256A
Monolithic Digital
LB11870
Polygonal Mirror Motors
Three-Phase Brushless Motor Driver
LB11870 three-phase brushless motor driver developed driving motors used with polygonal mirror laser printers plain paper copiers. implement, with single chip, circuits required polygonal mirror drive, including speed control driver functions. LB11870 implement motor drive with minimal power loss direct drive.
Functions
Three-phase bipolar drive Direct drive Includes high side diodes chip. Output current control circuit speed control circuit Phase lock detection output (with masking function) Includes current limiter, thermal protection, rotor constraint protection, low-voltage protection circuits chip. Deceleration type switching circuit (free running reverse torque) oscillator Power saving circuit
SANYO Semiconductor Co.,Ltd. products described contained herein are, with regard "standard application", intended general electronics equipment (home appliances, equipment, communication device, office equipment, industrial equipment etc.). products mentioned herein shall intended "special application" (medical equipment whose purpose sustain life, aerospace instrument, nuclear control device, burning appliances, transportation machine, traffic signal system, safety equipment etc.) that shall require extremely high level reliability directly threaten human lives case failure malfunction product cause harm human bodies, shall they grant guarantee thereof. should intend products applications outside standard applications customer considering such and/or outside scope intended standard applications, please consult with prior intended use. there consultation inquiry before intended use, customer shall solely responsible use. Specifications SANYO Semiconductor Co.,Ltd. products described contained herein stipulate performance, characteristics, functions described products independent state, guarantees performance, characteristics, functions described products mounted customer' products equipment. verify symptoms states that cannot evaluated independent device, customer should always evaluate test devices mounted customer' products equipment.
62707 B8-9164 80102 (OT) No.7256-1/14
LB11870
Specifications
Absolute Maximum Ratings 25°C
Parameter Supply voltage Output current Allowable power dissipation Allowable power dissipation Operating temperature Storage temperature Symbol max1 max2 Topr Tstg 500ms Independent Mounted circuit board Conditions Ratings 0.85 1.72 +150 Unit
Note sure perform derating from standard value more before use. Note Mounted specified board: glass epoxy
Allowable Operating Ranges 25°C
Parameter Supply voltage range constant voltage output current applied voltage output current applied voltage output current Symbol IREG Conditions Ratings Unit
Electrical Characteristics 25°C,
Parameter Supply current Supply current constant voltage output circuit] Output voltage Voltage regulation Load regulation Temperature coefficient [Output Block] Output saturation voltage Output saturation voltage Output leakage current Lower diode forward voltage Lower diode forward voltage Upper diode forward voltage Upper diode forward voltage [Hall Amplifier Block] Input bias current Common-mode input voltage range Hall input sensitivity Hysteresis width Input voltage: high Input voltage: High Schmitt Block] Input bias current Common-mode input voltage range Input sensitivity Hysteresis width Input voltage: high Input voltage: High IB(FGS) VICM(FGS) VIN(FGS) VIN(FGS) VSLH(FGS) VSHL(FGS) -0.5 VREG-2.0 mVp-p VIN(HA) VSLH VSHL VICM -0.5 VREG-2.0 mVp-p sat1 sat2 leak VD1-1 VD1-2 VD2-1 VD2-2 ID=-0.5A ID=-1.2A ID=0.5A ID=1.2A IO=0.5A, VO(SINK)+VO(SOURCE) IO=1.2A, VO(SINK)+VO(SOURCE) VREG VREG1 VREG2 VREG3 VCC=9.5 IO=-5 -20mA Design target value* 4.65 5.35 mV/°C Symbol ICC1 ICC2 stop mode Conditions Ratings unit
These value design guarantee values, tested.
Continued next page.
No.7256-2/14
LB11870
Continued from preceding page.
Parameter [PWM Oscillator] High-level output voltage Low-level output voltage External capacitor charge current Oscillator frequency Amplitude [FGS Output] Output saturation voltage Output leakage current [CSD Oscillator Circuit] High-level output voltage Low-level output voltage Amplitude External capacitor charge current External capacitor charge current Oscillator frequency [Phase Comparator Output] High-level output voltage Low-level output voltage Output source current Output sink current [Lock Detection Output] Output saturation voltage Output leakage current [Error Amplifier Block] Input offset voltage Input bias current Output level voltage Output level current bias level [Current limiter Circuit] Drive gain Drive gain Limiter voltage [Thermal Shutdown Operation] Thermal shutdown operating temperature Hysteresis width [Low-Voltage Protection] Operating voltage Hysteresis width 8.45 0.35 Design target value* (junction temperature) Design target value* (junction temperature) GDF1 GDF2 When phase locked When locked VCC-VM 0.45 0.55 VIO(ER) IB(ER) VOH(ER) VOL(ER) VB(ER) IOH=-500A IOL=500A Design target value* VREG-1.2 VREG-0.9 VREG/2 VOL(LD) IL(LD) ILD=10mA VO=VCC 0.15 VPDH VPDL IPD+ IPDIOH=-100A IOL=100A VPD=VREG/2 VPD=VREG/2 VREG-0.2 VREG-0.1 -0.5 f(CSD) C=0.068F ICHG2 VOH(CSD) VOL(CSD) V(CSD) ICHG1 2.15 -13.5 -9.5 2.65 -5.5 Vp-p VOL(FGS) IL(FGS) IFGS=7mA VO=VCC 0.15 f(PWM) V(PWM) C=680pF 1.45 1.75 2.05 Vp-p VOH(PWM) VOL(PWM) ICHG VPWM=2V 2.65 2.95 3.25 Symbol Conditions Ratings unit
These value design guarantee values, tested.
Continued next page.
No.7256-3/14
LB11870
Continued from preceding page.
Parameter [CLD Circuit] External capacitor charge current Operating voltage [CLK Pin] External input frequency High-level input voltage Low-level input voltage Input open voltage Hysteresis width High-level input current Low-level input current [S/S Pin] High-level input voltage Low-level input voltage Input open voltage Hysteresis width High-level input current Low-level input current [BRSEL Pin] High-level input voltage Low-level input voltage Input open voltage High-level input current Low-level input current VIH(BRSEL) VIL(BRSEL) VIO(BRSEL) IIH(BRSEL) IIL(BRSEL) VBRSEL=VREG VBRSEL=0V VREG-0.5 -220 -160 VREG VREG VIH(SS) VIL(SS) VIO(SS) VIS(SS) IIH(SS) IIL(SS) VS/S=VREG VS/S=0V VREG-0.5 0.35 -280 -210 VREG VREG 0.65 fI(CLK) VIH(CLK) VIL(CLK) VIO(CLK) VIS(CLK) IIH(CLK) IIL(CLK) VCLK=VREG VCLK=0V VREG-0.5 0.35 -280 -210 VREG VREG 0.65 VH(CLD) 3.25 3.75 ICLD -4.3 Symbol Conditions Ratings unit
Package Dimensions
unit (typ) 3278
17.8 (6.2)
1.72W
Mounted board (114.3 76.1 1.6mm, glass epoxy)
Power dissipation,
(4.9)
10.5
0.85W
0.65
Independent
0.963W
0.65 (0.45)
0.476W
(2.2)
ILB01545
Ambient temperature,
SANYO HSSOP48(375mil)
No.7256-4/14
LB11870
Assignment
FRAME BRSEL VREG FGFIL
GND3
OUT3
VCC1
VCC2
LB11870
OUT2
OUT1
FGIN-
GND1
FRAME
FGIN+
GND2
IN3+
IN2+
IN1+
Three-Phase Logic Truth Table indicates condition which: IN-)
OUT1 OUT2 OUT3
No.7256-5/14
IN3-
IN2-
IN1-
LB11870
Block Diagram Application Circuit Example
VREG VREG
FGFIL
FGIN- FGIN+
FILTER
LDMASK
VREG
VREG VREG
COMP
CONT
PEAK HOLD
VCC2 BRSEL BRSEL LOGIC CURR VCC1 COUNT OUT1 HALL LOGIC DRIVER OUT2 HALL OUT3
IN1+ IN1- VREG
IN2+ IN2-
IN3+ IN3-
GND1 GND2
GND3
No.7256-6/14
LB11870
Functions
Symbol OUT1 OUT2 OUT3 GND3 Output block ground
VCC1
Description Motor drive output
Equivalent Circuit
Output block power supply current detection. Insert resistor between this VCC1. output current will limited current value IOUT VRF/Rf.
VCC2
Upper diode cathode connection. Short this VCC1.
IN1+ IN1IN2+ IN2IN3+ IN3-
Hall element inputs. high state when greater than IN-, state reverse. amplitude least 100mVp-p (differential) desirable Hall element signal inputs. noise Hall signals problem, insert capacitors between inputs.
VREG
FGIN+ FGIN-
input. noise signal input problem, connect filter consisting either capacitor capacitor resistor.
VREG
GND1 GND2
Control circuit block ground SUBGND Sets oscillator frequency. Insert capacitor between this ground. oscillator frequency about 34kHz when 680pF capacitor used.
VREG
Continued next page.
No.7256-7/14
LB11870
Continued from preceding page.
Symbol Description Frequency characteristics correction current control circuit. Insert capacitor (about 0.01 0.1F) between this ground. output duty determined comparing voltage this oscillator waveform.
VREG
Equivalent Circuit
Phase comparator output. phase error converted pulse duty output from this pin.
VREG
Error amplifier input.
VREG
Error amplifier output.
VREG
Torque command voltage input. This normally connected pin. When voltage falls, lower output transistor duty increased.
VREG
Continued next page.
No.7256-8/14
LB11870
Continued from preceding page.
Symbol FGFIL Description filter connection. noise signal input problem, insert capacitor about 2200pF) between this ground.
Equivalent Circuit
VREG
Sets rotor constraint protection circuit operating time initial reset pulse. protection operating time about seconds insert capacitor about 0.068F between this ground. rotor constraint protection circuit used, insert resistor capacitor parallel between this ground. (Values: about 220k 4700pF)
VREG
Sets phase lock state signal mask time. mask time about 90ms inserting capacitor about 0.1F between this ground. Leave this open masking required.
VREG
Schmitt output.
VREG
Phase lock state detection output. This output goes state (low level) when phase locked.
VREG
Continued next page.
No.7256-9/14
LB11870
Continued from preceding page.
Symbol Description Start/stop control input. Low: 1.5V High: 3.5V VREG Hysteresis: 0.5V This goes high level when open.
VREG VREG VREG VREG
Equivalent Circuit
Low: start.
Clock input. Low: 1.5V High: 3.5V VREG Hysteresis: 0.5V fCLK 10kHz (maximum) noise problem, capacitor remove that noise this input.
BRSEL
Deceleration switching control input. Low: 1.5V High: 3.5V VREG This goes high level when open. Low: reverse torque control, High: free running. external Schottky barrier diode required output side reverse torque control used.
waveform smoothing. noise waveform problem, insert capacitor between this ground.
Continued next page.
No.7256-10/14
LB11870
Continued from preceding page.
Symbol VREG Description Stabilized power supply output output). Insert capacitor about 0.1F between this ground stabilization. Equivalent Circuit
VCC1
Power supply. Insert capacitor least 10µF between this ground prevent noise from entering
Since these pins connected internally, they used wiring connections.
FRAME
Connect this ground.
Overview LB11870
Speed Control Circuit This adopts speed control technique provides stable motor operation with high precision jitter. This circuit compares phase error edges signal (falling edges) signal (falling edges FGIN+ signals), uses detected error control motor speed. During this control operation, servo frequency will same frequency. (servo) fCLK Output Drive Circuit minimize power loss output circuits, this adopts direct drive technique. output transistors always saturated when adjusts motor drive output changing output duty. side output transistor used output switching. Both high side output diodes integrated However, reverse torque control mode selected during deceleration, large output current used problems occur (such incorrect operation waveform disruption side kickback), Schottky diode should inserted between ground. Also, necessary reduce heating during steady-state (constant speed) operation, effective insert Schottky diode between OUT. (This effective because load associated with regenerative current during switching born on-chip diode external diode.) Current Limiter Circuit current limiter circuit limits peak level current level determined VRF/Rf (where 0.5V (typical) value current detection resistor). current limiter operates reducing output duty suppress current. current limiter circuit detects reverse recovery current diode operation. assure that current limiting function does malfunction, operation delay about motor coils have resistance inductance, current fluctuations startup (when there reactive power motor) will rapid. delay this circuit means that such times current limiter circuit operate point well above current. Designers must take this increase current delay into account when setting current limiter value.
No.7256-11/14
LB11870
Power Saving Circuit This goes into power saving state that reduces current drain stop state. power saving state implemented removing bias current from most circuits However, regulator output provided power saving state. Reference Clock Care must taken assure that chattering other noise present externally input clock signal. Although input circuit does have hysteresis, problems occur, noise must excluded with capacitor. start state when reference clock signal present, rotor constraint protection circuit used, motor will turn somewhat then motor drive will shut off. However, rotor constraint protection circuit used, furthermore reverse torque control mode selected deceleration, motor will driven ever increasing speed reverse direction. (This because rotor constraint protection circuit oscillator signal used clock cutoff protection.) Applications must implement workaround this problem there possibility whatsoever occur. Notes Frequency frequency determined value capacitor connected pin. fPWM (43000 680pF capacitor used, circuit will oscillate about 34kHz. frequency low, motor will emit switching noise, high, power loss output will excessive. frequency range 50kHz desirable. minimize influence output this circuit, ground lead this capacitor should connected close possible control system ground (the GND1 pin). Hall Input Signals Signals with amplitude excess hysteresis (42mV maximum) must provided Hall input signals. However, amplitude over 100mV desirable minimize influence noise. output waveforms disturbed phase switching) noise Hall inputs, insert capacitors across these inputs. Input Signal Normally, phase Hall signals input signal. noise problem input must filtered with either capacitor filter circuit. Although also possible remove signal noise inserting capacitor between FGFIL ground, able operate correctly this signal damped excessively. this capacitor used, value must less than about 2200pF. location this capacitor's ground lead inappropriate, may, inversely, make noise problems even more likely occur. Thus ground lead location must chosen carefully. Rotor Constraint Protection Circuit This provides rotor constraint protection circuit protect itself motor when motor constrained. output high (unlocked) over certain fixed period with start state, side transistor will turned off. time constant determined capacitor connected pin. <time constant seconds)> 0.068F capacitor used, protection time will about seconds. time must selected have adequate margin with respect motor startup time. This protection circuit will operate during deceleration when clock frequency switched. clear rotor constraint protection state, must stopped state power must turned reapplied. Since also functions initial reset pulse generation startup, logic circuit will reset state will able function this connected ground. Therefore, both 220k resistor 4700pF capacitor must inserted between this ground rotor constraint protection circuit used.
No.7256-12/14
LB11870
Phase Lock Signal Phase lock range Since this does include counter similar functionality speed control system, speed error range phase locked state cannot determined solely characteristics. (This because acceleration changes frequency influences range.) When necessary stipulate this characteristic motor, designer must determine this measuring actual motor state. Since speed errors occur easily states where acceleration large, thought that speed errors will largest during lock pull-in startup when unlocked switching clock frequencies. Masking function phase lock state signal stable lock signal provided masking short-term low-level signals hunting during lock pullin. However, this results lock state signal output being delayed masking time. masking time determined capacitor inserted between ground. <masking time (seconds)> When 0.1F capacitor used, masking time will about 90ms. cases where complete masking required, masking time with fully adequate margin must used. masking required, leave open. Power Supply Stabilization Since this provides large output current adopts switching drive technique, power supply line level disrupted easily. Thus capacitors large enough stabilize power supply voltage must inserted between pins ground. ground leads these capacitors must connected three pins that power grounds, they must connected close possible pins themselves. these capacitors (electrolytic capacitors) cannot connected close their corresponding pins, ceramic capacitors about 0.1F must connected near these pins. reverse torque control mode selected during deceleration, since there states where power returned power supply system, power supply line levels will particularly easily disrupted. Since power line level most easily disrupted during lock pull-in high motor speeds, this state needs extra attention; particular, capacitors that adequately large handle this situation must selected. diodes inserted power supply lines prevent destruction device power supply connected with reverse polarity, power supply line levels will even more easily disrupted, even larger capacitors must used. VREG Stabilization capacitor least 0.1F must used stabilize VREG voltage, which control circuit power supply. ground lead that capacitor must connected close possible control system ground (GND1). Error Amplifier External Component Values prevent adverse influence from noise, error amplifier external components must located close possible. particular, they must located from motor possible. FRAME Metallic Rear Surface FRAME must connected GND1 GND2 pins, ground side electrolytic capacitor must connected GND3. IC's metallic rear surface connected FRAME internally Thermal dissipation improved significantly tightly bonding metallic surface back package with, example, solder with good thermal conductivity.
No.7256-13/14
LB11870
SANYO Semiconductor Co.,Ltd. assumes responsibility equipment failures that result from using products values that exceed, even momentarily, rated values (such maximum ratings, operating condition ranges, other parameters) listed products specifications SANYO Semiconductor Co.,Ltd. products described contained herein. SANYO Semiconductor Co.,Ltd. strives supply high-quality high-reliability products, however, semiconductor products fail malfunction with some probability. possible that these probabilistic failures malfunction could give rise accidents events that could endanger human lives, trouble that could give rise smoke fire, accidents that could cause damage other property. When designing equipment, adopt safety measures that these kinds accidents events cannot occur. Such measures include limited protective circuits error prevention circuits safe design, redundant design, structural design. event that SANYO Semiconductor Co.,Ltd. products described contained herein controlled under applicable local export control laws regulations, such products require export license from authorities concerned accordance with above law. part this publication reproduced transmitted form means, electronic mechanical, including photocopying recording, information storage retrieval system, otherwise, without prior written consent SANYO Semiconductor Co.,Ltd. information described contained herein subject change without notice product/technology improvement, etc. When designing equipment, refer "Delivery Specification" SANYO Semiconductor Co.,Ltd. product that intend use. Information (including circuit diagrams circuit parameters) herein example only; guaranteed volume production. Upon using technical information products described herein, neither warranty license shall granted with regard intellectual property rights other rights SANYO Semiconductor Co.,Ltd. third party. SANYO Semiconductor Co.,Ltd. shall liable claim suits with regard third party's intellctual property rights which resulted from technical information products mentioned above.
This catalog provides information June, 2007. Specifications information herein subject change without notice.
No.7256-14/14

Other recent searches


W474IT - W474IT   W474IT Datasheet
STP30NE06 - STP30NE06   STP30NE06 Datasheet
STP30NE06FP - STP30NE06FP   STP30NE06FP Datasheet
SCHS336 - SCHS336   SCHS336 Datasheet
SC140 - SC140   SC140 Datasheet
LA77000V - LA77000V   LA77000V Datasheet
8mAD2791 - 8mAD2791   8mAD2791 Datasheet

 

Privacy Policy | Disclaimer
© 2012 Datasheet Archive