LC89970, 89970M Delay Line Overview LC89970 LC89970M de

The Datasheet Archive - 100 Million Datasheets from 7500 Manufacturers.

LC89970, 89970M Delay Line Overview LC89970 LC89970M de

Datasheet Thumbnail

Top Searches for this datasheet

Ordering number EN5111
LC89970, 89970M
Delay Line
Overview
LC89970 LC89970M delay lines television systems. incorporates comb filter chrominance signal delay line luminance signal.
Package Dimensions
unit: 3059-DIP22S (375 mil)
[LC89970]
Structure
NMOS
Functions
shift registers (for chrominance luminance signals) drive circuits stage count switching circuit signal adder Auto-bias circuit Sync clamping circuit (luminance signal) Center-bias circuit (chrominance signal) Sample-and-hold circuit frequency multiplier clock output circuit voltage generator
SANYO: DIP22S
unit: 3045B-MFP24
[LC89970M]
Features
single-voltage power supply Built-in frequency multiplier circuit allows operation from (4.43 MHz) input. Control switchable handle PAL/GBI 4.43 NTSC systems. Built-in chrominance signal crosstalk exclusion comb filter features high precision comb characteristics adjustment-free circuit. Built-in peripheral circuits allow applications constructed with minimum number external components. Positive-phase signal input/positive-phase signal output (luminance signal)
SANYO: MFP24
Specifications
Absolute Maximum Ratings
Parameter Maximum supply voltage Allowable power dissipation Operating temperature Storage temperature Symbol Topr Tstg LC89970 LC89970M Conditions Ratings -0.3 +6.0 1200 +150 Unit
SANYO Electric Co.,Ltd. Semiconductor Bussiness Headquarters
TOKYO OFFICE Tokyo Bldg., 1-10, Chome, Ueno, Taito-ku, TOKYO, 110-8534 JAPAN
63095 (OT) 5111-1/9
LC89970, 89970M Allowable Operating Ranges
Parameter Supply voltage Clock input amplitude Clock frequency Clock signal input amplitude Luminance signal input amplitude Symbol VCLK FCLK VIN-C VIN-Y Sine wave Conditions 4.75 5.00 4.43361875 5.25 1000 Unit mVp-p mVp-p mVp-p
Electrical Characteristics FCLK 4.43361875 MHz, VCLK mVp-p
Parameter Symbol IDD-1 IDD-2 VINC-1 VINC-2 VOUYC-1 VOUTC-2 GVC-1 GVC-2 CD-1 CD-2 LNC-1 LNC-2 LCK3C-1 LCK3C-2 LCK1C-1 LCK1C-2 NC-1 NC-2 ZOC-1 ZOC-2 TDC-1 TDC-2 Switch states Conditions Unit
Supply current
Chrominance System Characteristics (with Y-IN input) voltage (input) mVrms
voltage (output)
Voltage gain
Comb depth
Linearity
-0.3
+0.3
Clock leakage fsc)
mVrms
Clock leakage (fsc)
Noise
mVrms
Output impedance
delay time
5111-2/9
LC89970, 89970M
Continued from preceding page.
Parameter Symbol Switch states Conditions Unit
Luminance System Characteristics (with C-IN1 C-IN2 input) voltage (input) VINY-1 VINY-2 VOUTY-1 VOUTY-2 GVY-1 GVY-2 GFY-1 GFY-2 DGY-1 DGY-2 DPY-1 DPY-2 LSY-1 LSY-2 LCK3Y-1 LCK3Y-2 LCK1Y-1 LCK1Y-2 NY-1 NY-2 ZOY-1 ZOY-2 TDY-1 TDY-2 mVrms
voltage (output)
Voltage gain
Frequency responce
Differential gain
Differential phase
Linearity
Clock leakage fsc)
mVrms
Clock leakage (fsc)
Noise
mVrms
Output impedance
63.92 63.47
Delay time
Test Conditions Supply current with signal input. C-OUT voltage (center bias voltage) with signal input. Measure C-OUT output with mVp-p sine wave signals input C-IN1 C-IN2. C-OUT output [mVp-p] [dB] [mVp-p]
Test frequencies GVC-1 4.429662 (PAL/GBI) GVC-2 4.425694 (4.43 NTSC) Measure comb depth from C-OUT output with mVp-p sine wave signal frequency input C-IN1 C-IN2 with frequency input. C-OUT output with input [mVp-p] [dB] C-OUT output with input [mVp-p] 4.425756 (PAL/GBI) 4.417819 (4.43 NTSC)
Test frequencies CD-1 CD-2 4.429662 4.425694
5111-3/9
LC89970, 89970M Measure C-OUT output with mVp-p sine wave signal input C-IN1 C-IN2 with mVp-p sine wave signal input calculate difference gains. Output mVp-p input [mVp-p] [mVp-p] Output mVp-p input [mVp-p] [mVp-p] [dB]
Test frequencies LNC-1 4.429662 (PAL/GBI) LNC-2 4.425694 (4.43 NTSC) Measure (13.3 MHz) (4.43 MHz) components C-OUT output with input. Measure noise C-OUT output with input. Measure noise with noise meter with high-pass filter low-pass filter. C-OUT output with mVp-p sine wave input C-IN1 C-IN2 C-OUT output with [mVp-p] [mVp-p] [mVp-p]
Test frequencies ZOC-1 4.429662 (PAL/GBI) ZOC-2 4.425694 (4.43 NTSC) C-OUT output delay time with respect inputs C-IN1. (the delay) Y-OUT voltage (clamp voltage) with signal input. Measure Y-OUT output with mVp-p sine wave input Y-IN. Y-OUT output [mVp-p] [dB] [mVp-p]
Measure Y-OUT output with mVp-p sine wave input Y-IN with mVp-p sine wave input. Y-OUT output with input [mVp-p] [dB] Y-OUT output with input [mVp-p]
Note that Vbias should adjusted that circuit biased clamp level plus
5111-4/9
LC89970, 89970M Input five-level step waveform (see figure below) Y-IN measure differential gain differential phase Y-OUT output with vector scope.
Input five-level step waveform (see figure below) Y-IN measure luminance level sync level Y-OUT output. [mV] [mV]
Measure (13.3 MHz) (4.43 MHz) components Y-OUT output with input. Measure noise Y-OUT output with input. Measure noise with noise meter with high-pass filter, low-pass filter, 4.43 trap filter. Y-OUT output with mVp-p sine wave input C-OUT output with [mVp-p] [mVp-p] [mVp-p]
Y-OUT delay time with respect Y-IN
5111-5/9
LC89970, 89970M Assignment [LC89970]
Assignment [LC89970M]
5111-6/9
LC89970, 89970M Block Diagram
Control Function
CONT High Mode (representative example) PAL/GBI 4.43 NTSC Chrominance signal delay (CCD bits) (1705) (2.5) (847) (2.5) Luminance signal delay (CCD bits) (849.5) (843.5)
Switching Voltage Levels
Low/high High Symbol -0.3 Unit
Note: Since control built-in pull-down resistor, will state left open.
Function This provides buffer output clock signal input pin.
Note: Since this built-in pull-up resistor, voltage will supply voltage output will cease left open.
5111-7/9
LC89970, 89970M Test Circuit [LC89970]
Test Circuit [LC89970M]
5111-8/9
LC89970, 89970M
products described contained herein intended surgical implants, life-support systems, aerospace equipment, nuclear power control systems, vehicles, disaster/crime-prevention equipment like, failure which directly indirectly cause injury, death property loss. Anyone purchasing products described contained herein above-mentioned shall: Accept full responsibility indemnify defend SANYO ELECTRIC CO., LTD., affiliates, subsidiaries distributors their officers employees, jointly severally, against claims litigation damages, cost expenses associated with such use: impose responsibility fault negligence which cited such claim litigation SANYO ELECTRIC CO., LTD., affiliates, subsidiaries distributors their officers employees jointly severally. Information (including circuit diagrams circuit parameters) herein example only; guaranteed volume production. SANYO believes information herein accurate reliable, guarantees made implied regarding infringements intellectual property rights other rights third parties. This catalog provides information June, 1995. Specifications information herein subject change without notice. 5111-9/9

LC89970, 89970M Delay Line Overview LC89970 LC89970M de

Top Searches for this datasheet

Other recent searches