Quad 2-input gate Rev. December 2007 Product data sheet 74LV
|
|
|
Top Searches for this datasheet
74LV02
Quad 2-input gate
Rev. December 2007 Product data sheet
74LV02 low-voltage Si-gate CMOS device that function compatible with 74HC02 74HCT02. 74LV02 provides quad 2-input function.
Features
Wide operating voltage: Optimized voltage applications: Accepts input levels between Typical output ground bounce Tamb Typical HIGH-level output voltage (VOH) undershoot: Tamb protection: JESD22-A114E exceeds 2000 JESD22-A115-A exceeds Multiple package options Specified from from +125
Ordering information
Table Ordering information Package Temperature range 74LV02D 74LV02PW 74LV02BQ +125 +125 +125 Name SO14 TSSOP14 Description plastic small outline package; leads; body width plastic thin shrink small outline package; leads; body width Version SOT108-1 SOT402-1 SOT762-1 Type number
DHVQFN14 plastic dual in-line compatible thermal enhanced very thin quad flat package; leads; terminals; body 0.85
Semiconductors
74LV02
Quad 2-input gate
Functional diagram
mna215
mna216
001aah084
Logic symbol
logic symbol
Logic diagram gate
Pinning information
Pinning
74LV02
terminal index area
001aac919
001aah093
Transparent view
substrate attached this using conductive attach material. used supply input.
configuration SO14 TSSOP14
configuration DHVQFN14
description
Table Symbol
74LV02_4
description Description data output data input data input
B.V. 2007. rights reserved.
Product data sheet
Rev. December 2007
Semiconductors
74LV02
Quad 2-input gate
Table Symbol
description .continued Description data output data input data input ground data input data input data output data input data input data output supply voltage
Functional description
Table Function table HIGH voltage level; voltage level; don't care Input Input Output
Limiting values
Table Limiting values accordance with Absolute Maximum Rating System (IEC 60134). Voltages referenced (ground Symbol IGND Tstg Ptot Parameter supply voltage input clamping current output clamping current output current supply current ground current storage temperature total power dissipation SO14 package TSSOP14 package DHVQFN14 package
Conditions -0.5 -0.5 -0.5 (VCC
-0.5
+7.0 +150
Unit
Tamb +125
input output voltage ratings exceeded input output current ratings observed. Ptot derates linearly with mW/K above Ptot derates linearly with mW/K above Ptot derates linearly with mW/K above
74LV02_4
B.V. 2007. rights reserved.
Product data sheet
Rev. December 2007
Semiconductors
74LV02
Quad 2-input gate
Recommended operating conditions
Table Recommended operating conditions Voltages referenced (ground Symbol Tamb Parameter supply voltage input voltage output voltage ambient temperature input transition rise fall rate
Conditions
+125
Unit ns/V ns/V ns/V ns/V
static characteristics guaranteed from devices guaranteed function down (with input levels VCC).
Static characteristics
Table Static characteristics Voltages referenced (ground Symbol Parameter HIGH-level input voltage Conditions LOW-level input voltage HIGH-level output voltage -100 -100 -100 -100 -100 2.82 0.7VC
+125 Unit 0.7VCC
Typ[1]
0.3VCC
0.3VCC
74LV02_4
B.V. 2007. rights reserved.
Product data sheet
Rev. December 2007
Semiconductors
74LV02
Quad 2-input gate
Table Static characteristics .continued Voltages referenced (ground Symbol Parameter LOW-level output voltage Conditions
Typ[1] 0.25 0.35 0.40 0.55 20.0
+125 Unit 0.50 0.65
input leakage current supply current additional supply current input capacitance
GND; GND; input;
Typical values measured Tamb
Dynamic characteristics
Table Dynamic characteristics test circuit Figure Symbol Parameter propagation delay Conditions Figure power dissipation capacitance MHz;
Typ[1]
+125
Unit
typical values measured Tamb same tPLH tPHL. Typical values measured nominal supply voltage (VCC used determine dynamic power dissipation µW). VCC2 VCC2 where: input frequency MHz, output frequency output load capacitance supply voltage number inputs switching VCC2 outputs.
B.V. 2007. rights reserved.
74LV02_4
Product data sheet
Rev. December 2007
Semiconductors
74LV02
Quad 2-input gate
Waveforms
input tPLH output
001aah085
tPHL
Measurement points given Table typical voltage output levels that occur with output load.
input (nA, output (nY) propagation delays Table Measurement points Input 0.5VCC 0.5VCC Output 0.5VCC 0.5VCC
Supply voltage
PULSE GENERATOR D.U.T.
001aaa663
Test data given Table Definitions test circuit: Termination resistance should equal output impedance pulse generator. Load resistance. Load capacitance including probe capacitance.
Load circuit switching times Table Test data Input
Supply voltage
74LV02_4
B.V. 2007. rights reserved.
Product data sheet
Rev. December 2007
Semiconductors
74LV02
Quad 2-input gate
Package outline
SO14: plastic small outline package; leads; body width SOT108-1
index detail
scale
DIMENSIONS (inch dimensions derived from original dimensions) UNIT max. 1.75 0.25 0.10 1.45 1.25 0.25 0.01 0.49 0.36 0.25 0.19 8.75 8.55 0.16 0.15 1.27 0.05 1.05 0.028 0.024 0.25 0.01 0.25 0.01
0.010 0.057 inches 0.069 0.004 0.049
0.019 0.0100 0.35 0.014 0.0075 0.34
0.244 0.039 0.041 0.228 0.016
0.028 0.004 0.012
Note Plastic metal protrusions 0.15 (0.006 inch) maximum side included. OUTLINE VERSION SOT108-1 REFERENCES 076E06 JEDEC MS-012 JEITA EUROPEAN PROJECTION
ISSUE DATE 99-12-27 03-02-19
Package outline SOT108-1 (SO14)
74LV02_4 B.V. 2007. rights reserved.
Product data sheet
Rev. December 2007
Semiconductors
74LV02
Quad 2-input gate
TSSOP14: plastic thin shrink small outline package; leads; body width
SOT402-1
index
detail
scale
DIMENSIONS original dimensions) UNIT Notes Plastic metal protrusions 0.15 maximum side included. Plastic interlead protrusions 0.25 maximum side included. OUTLINE VERSION SOT402-1 REFERENCES JEDEC MO-153 JEITA EUROPEAN PROJECTION ISSUE DATE 99-12-27 03-02-18 max. 0.15 0.05 0.95 0.80 0.25 0.30 0.19 0.65 0.75 0.50 0.13 0.72 0.38
Package outline SOT402-1 (TSSOP14)
74LV02_4 B.V. 2007. rights reserved.
Product data sheet
Rev. December 2007
Semiconductors
74LV02
Quad 2-input gate
DHVQFN14: plastic dual in-line compatible thermal enhanced very thin quad flat package; leads; SOT762-1 terminals; body 0.85
terminal index area
detail
terminal index area
scale
DIMENSIONS original dimensions) UNIT A(1) max. 0.05 0.00 0.30 0.18 1.65 1.35 1.15 0.85 0.05 0.05
Note Plastic metal protrusions 0.075 maximum side included. OUTLINE VERSION SOT762-1 REFERENCES -JEDEC MO-241 JEITA -EUROPEAN PROJECTION ISSUE DATE 02-10-17 03-01-27
Package outline SOT762-1 (DHVQFN14)
74LV02_4 B.V. 2007. rights reserved.
Product data sheet
Rev. December 2007
Semiconductors
74LV02
Quad 2-input gate
Abbreviations
Table Acronym CMOS Abbreviations Description Complementary Metal Oxide Semiconductor Device Under Test ElectroStatic Discharge Human Body Model Machine Model Transistor-Transistor Logic
Revision history
Table 74LV02_4 Modifications: Revision history Release date 20071220 Data sheet status Product data sheet Change notice Supersedes 74LV02_3 Document
format this data sheet been redesigned comply with identity guidelines Semiconductors. Legal texts have been adapted company name where appropriate. Section DHVQFN14 package added. Section derating values added DHVQFN14 package. Section outline drawing added DHVQFN14 package. Product specification Product specification Product specification 74LV02_2 74LV02_1
74LV02_3 74LV02_2 74LV02_1
20030303 19980420 19970203
74LV02_4
B.V. 2007. rights reserved.
Product data sheet
Rev. December 2007
Semiconductors
74LV02
Quad 2-input gate
Legal information
15.1 Data sheet status
Document status[1][2] Objective [short] data sheet Preliminary [short] data sheet Product [short] data sheet
Product status[3] Development Qualification Production
Definition This document contains data from objective specification product development. This document contains data from preliminary specification. This document contains product specification.
Please consult most recently issued document before initiating completing design. term `short data sheet' explained section "Definitions". product status device(s) described this document have changed since this document published differ case multiple devices. latest product status information available Internet http://www.nxp.com.
15.2 Definitions
Draft document draft version only. content still under internal review subject formal approval, which result modifications additions. Semiconductors does give representations warranties accuracy completeness information included herein shall have liability consequences such information. Short data sheet short data sheet extract from full data sheet with same product type number(s) title. short data sheet intended quick reference only should relied upon contain detailed full information. detailed full information relevant full data sheet, which available request local Semiconductors sales office. case inconsistency conflict with short data sheet, full data sheet shall prevail.
malfunction Semiconductors product reasonably expected result personal injury, death severe property environmental damage. Semiconductors accepts liability inclusion and/or Semiconductors products such equipment applications therefore such inclusion and/or customer's risk. Applications Applications that described herein these products illustrative purposes only. Semiconductors makes representation warranty that such applications will suitable specified without further testing modification. Limiting values Stress above more limiting values defined Absolute Maximum Ratings System 60134) cause permanent damage device. Limiting values stress ratings only operation device these other conditions above those given Characteristics sections this document implied. Exposure limiting values extended periods affect device reliability. Terms conditions sale Semiconductors products sold subject general terms conditions commercial sale, published including those pertaining warranty, intellectual property rights infringement limitation liability, unless explicitly otherwise agreed writing Semiconductors. case inconsistency conflict between information this document such terms conditions, latter will prevail. offer sell license Nothing this document interpreted construed offer sell products that open acceptance grant, conveyance implication license under copyrights, patents other industrial intellectual property rights.
15.3 Disclaimers
General Information this document believed accurate reliable. However, Semiconductors does give representations warranties, expressed implied, accuracy completeness such information shall have liability consequences such information. Right make changes Semiconductors reserves right make changes information published this document, including without limitation specifications product descriptions, time without notice. This document supersedes replaces information supplied prior publication hereof. Suitability Semiconductors products designed, authorized warranted suitable medical, military, aircraft, space life support equipment, applications where failure
15.4 Trademarks
Notice: referenced brands, product names, service names trademarks property their respective owners.
Contact information
additional information, please visit: http://www.nxp.com sales office addresses, send email salesaddresses@nxp.com
74LV02_4
B.V. 2007. rights reserved.
Product data sheet
Rev. December 2007
Semiconductors
74LV02
Quad 2-input gate
Contents
15.1 15.2 15.3 15.4 General description Features Ordering information Functional diagram Pinning information Pinning description Functional description Limiting values. Recommended operating conditions. Static characteristics. Dynamic characteristics Waveforms Package outline Abbreviations Revision history Legal information. Data sheet status Definitions Disclaimers Trademarks Contact information. Contents
Please aware that important notices concerning this document product(s) described herein, have been included section `Legal information'.
B.V. 2007.
rights reserved.
more information, please visit: http://www.nxp.com sales office addresses, please send email salesaddresses@nxp.com Date release: December 2007 Document identifier: 74LV02_4
Other recent searches
TPD1011S - TPD1011S TPD1011S Datasheet
PIN16-14 - PIN16-14 PIN16-14 Datasheet
NJL6167R-1 - NJL6167R-1 NJL6167R-1 Datasheet
INA111 - INA111 INA111 Datasheet
IDT74FCT163344 - IDT74FCT163344 IDT74FCT163344 Datasheet
ACT8712 - ACT8712 ACT8712 Datasheet
2SA1515S - 2SA1515S 2SA1515S Datasheet
2SB1132 - 2SB1132 2SB1132 Datasheet
2SB1237 - 2SB1237 2SB1237 Datasheet
Privacy Policy | Disclaimer
© 2012 Datasheet Archive
