| |
Datasheet Home \ Datasheet Details
Download
PDF Abstract Text:
µPC1830
FILTER-CONTAINING VIDEO CHROMA, SYNCHRONIZING SIGNAL PROCESSING LSI COMPATIBLE WITH NTSC / PAL SYSTEM
DATA SHEET
BIPOLAR ANALOG INTEGRATED CIRCUIT
µPC1830
FILTER-CONTAINING VIDEO CHROMA, SYNCHRONIZING SIGNAL PROCESSING LSI COMPATIBLE WITH NTSC / PAL SYSTEM
DESCRIPTION
The µPC1830 is a filter-containing video chroma, synchronizing signal processing LSI compatible with the NTSC / PAL system. A decoder which converts composite video or separate Y / C video signals into a brightness signal and a color difference signal and outputs the result, and a matrix which comprises independent brightness signal / color difference signal input pins are integrated on one chip. Decoder output can be used to drive an A / D converter it is appropriate for picture-in-picture screen signal processing and multimedia boards.
FEATURES
· Contains a trap filter, band-pass filter, delay line, and color difference output low-pass filter. Peripheral parts can be drastically reduced. · Low power consumption Appropriate for use with digital boards because of 5-V single power supply operation. · DC control for user adjustment pins Centralized control can be performed by a microcontroller. · One chip compatible with both NTSC and PAL systems Boards common to NTSC and PAL systems can be easily constructed. · S pin input Supports composite and separate Y / C video signal inputs. · Demodulation ratio / demodulation angle change (matrix) Demodulation ratio / demodulation angle can be selected in response to the NTSC or PAL system. · Contains color difference tint control Fine adjustment of the demodulation axis can be made for both the NTSC and PAL systems.
ORDERING INFORMATION
Part Number Package 42-pin plastic shrink SOP (375 mil)
µPC1830GT
The information in this document is subject to change without notice. Document No. S11146EJ4V0DS00 (4th edition) Date Published April 1998 N CP(K) Printed in Japan
The mark
shows major revised points.
µPC1830
1. SYSTEM BLOCK DIAGRAM
VIDEO CAPTURE SYSTEM BLOCK DIAGRAM
NTSC PAL 3.58 4.43
HD VD BLK Clamp pulse CLP 8-bit A / D µPC659A 8
910 fH H lock clock generator 8-bit A / D µPC659A 8
Divider
Digital video (RGB or YUV) signal output
Composite video or Y / C separate signal input
RGB or YUV RGB / Color difference decoder µPC1830 8-bit A / D µPC659A
µPC1830
2. BLOCK DIAGRAM
Sub color control
Separate / composite switch Separate chroma
Contrast control
3.58 / 4.43 NTSC / PAL 42 41
Clamp R pulse 23 22
Mode switch Sync. separate
Clamp
Separate / composite switch, ACC amp. subcolor control
Filter f0 adjust
3.58 MHz / 4.43 MHz VCXO, PAL SW
RGB output buffer
V filter H sync. detect
chroma trap
chroma BPF
APC, killer detect, IDENT detect
C R-Y, B-Y fSC modulate R-Y B-Y
Contrast control
NTSC / PAL matrix
R-Y B-Y G-Y
Separate / composite switch V H BLK
Tint control
R-Y Killer B-Y
H / V count 32 fH VCO
Delay
Y R-Y B-Y Y, R-Y, B-Y output buffer
Amp. color control
R-Y B-Y
AFC wave detect
HD, VD, blanking pulse, killer output buffer
Y, R-Y, B-Y input clamp 16 17 18 19 20 21
Killer BLK HD detect
R-Y B-Y
Color control
µPC1830
3. PIN CONFIGURATION (Top View)
42-pin plastic shrink SOP (375 mil)
µPC1830GT
32 fH VCO filter 32 fH VCO filter 32 fH VCO filter Horizontal AFC filter GND (synchronous section) fV 50 / 60 switch Power supply (synchronous section) Color killer output Blanking pulse output HD pulse output VD pulse output Y output R-Y output B-Y output GND (video section) Y input Power supply (video section) R-Y input B-Y input Color control Tint control
NTSC / PAL switch fSC switch H sync. detect filter Sync. separation input Contrast control Subcolor control Composite video signal input Power supply (chroma section) Separate chroma input GND (chroma section) ACC filter fo adjustment filter Chroma APC filter fSC VCO input (4.43 MHz) fSC VCO input (3.58 MHz) fSC VCO output Color killer filter B output G output R output Clamp pulse input
µPC1830
4. PIN EQUIVALENT CIRCUIT DIAGRAMS
Pin name 32 f H VCO filter
Equivalent circuit
Function descriptions Pins for connecting a 32 f H oscillation filter. For resonator, use 500 kHz ceramic resonator in both NTSC and PAL modes. Bias of pin 1 is supplied from pin 2 via an external resistor between pins 1 and 2.
Horizontal AFC filter
Pin for connecting filter of horizontal AFC detector.
GND (synchronous section)
Synchronous section ground.
µPC1830
Pin No. 6 Pin name f V 50 / 60 switch VCC Equivalent circuit Function descriptions Vertical frequency (f V ) switch pin. When the pin voltage is 2.2 V or less, the vertical frequency changes to 50 Hz when 2.8 V or more, to 60 Hz.
Power supply (synchronous section)
Synchronous section power supply.
Color killer output VCC
Color killer output pin.
Blanking pulse output
Horizontal blanking pulse output pin.
HD pulse output
HD pulse output pin
VD pulse output
VD pulse output pin.
Y output
Y signal is output. DC level is approx. 2.0 V. VCC
R-Y output 12 13 14
Decoder R-Y and B-Y color difference signal output pins. DC level is approx. 2.5 V.
B-Y output
GND (video section)
Video section ground.
µPC1830
Pin No. 16 Pin name Y input VCC Equivalent circuit Function descriptions Matrix Y signal input pin. This pin also serves as a clamp pin. Input the signal with C coupling. DC level is approx. 2.0 V. 5 k 5 k 16 40 µA
Power supply (video section) R-Y input VCC
Video section power supply.
Matrix R-Y and B-Y color difference signal input pins. These pins also serve as clamp pins. Input the signals with C coupling. DC level is approx. 2.5 V. Output in PAL mode is "pseud PAL".
Color control
Pin for color adjustment of matrix circuit.
21 Tint control Pin for tint adjustment of matrix circuit.
µPC1830
Pin No. 22 Pin name Clamp pulse input Equivalent circuit Function descriptions Matrix clamp pulse input pin. Clamp operation is performed at 2.8 V or more.
R output VCC
G output 23 24
Matrix R, G, and B output pins. DC level is approx. 2.0 V. Sync. signal component, added to Y-input (16 pin), appears in R, G, and B output pins.
B output
Color killer filter
Filter connection pin of color killer sync detector.
500 VCC
f SC VCO output VCC
f SC VCO oscillator output pin. Connect this pin to pin 28 via a 3.58 MHz oscillation filter and to pin 29 via a 4.43 MHz oscillation filter.
3.3 k 27 2.9 mA
µPC1830
Pin No. 28 Pin name f SC VCO input (3.58 MHz) Equivalent circuit Function descriptions f SC VCO input pins. Connect a 3.58 MHz oscillation filter between pins 27 and 28 and a 4.43 MHz oscillation filter between pins 27 and 29. Switch of pin 28 input and pin 29 input is suppressed in response to pin 41 (f SC switch) voltage.
f SC VCO input (4.43 MHz)
Chroma APC filter
Pin for connecting filter of chroma APC detector.
500 VCC
µPC1830
Pin No. 31 Pin name f O adjustment filter Equivalent circuit Function descriptions Pin for connecting filter of f O automatic adjustment loop.
ACC filter
Pin for connecting filter of ACC detector.
GND (chroma section)
Chroma section ground.
Separate chroma input
Separate chroma signal input pin. This pin also serves as a separate and composite switch input pin. If the pin voltage is set to 3.7 V or more, composite input mode is entered.
Power supply (chroma section)
Chroma section power supply.
µPC1830
Pin No. 36 Pin name Composite video signal input VCC 5 k 5 k 36 Equivalent circuit Function descriptions Composite video signal or separate Y signal input pin. This pin also serves as a clamp pin. Input the signal with C coupling. DC level is approx. 2.3 V.
Subcolor control
Decoder color and contrast adjustment pins.
38 Contrast control
Sync. separation input
Input pin of sync. separation circuit.
100 167 5 k VCC
µPC1830
Pin No. 40 Pin name H sync. detect filter Equivalent circuit Function descriptions Pin for connecting filter of H sync. detector. VCC
f SC switch
Pin for controlling f SC VCO input (pins 28, 29) switch. When the pin voltage is 2.8 V or more, the mode changes to the 3.58 MHz mode when 2.2 V or less, to the 4.43 MHz mode.
NTSC / PAL switch
µPC1830
5. BLOCK OPERATION 5.1 Video Signal Processing Section
(1) Input signal After coupling by a capacitor (0.22 µF), a 1 Vp-p composite video signal is input to the composite video signal input pin (pin 36). (2) Clamp circuit The clamp circuit controls the pedestal voltage level to be constant to make it a reference voltage for the post-stage signal processing. (3) Chroma trap circuit Eliminates the chroma signal (NTSC system: approximately 3.58 MHz, PAL system: approximately 4.43 MHz) from a composite video signal and extracts a brightness signal. (4) Separate / composite switching circuit Operates as shown in Table 5-1 according to the voltage of the separate chroma input pin (pin 34). Table 5-1. Operation when Switching Separate / Composite Signals
Separate chroma input pin (pin 34) voltage Less than 3.7 V 3.7 V or higher Mode Brightness signal processing Without chroma trap With chroma trap ACC amp input
Y / C separate input Composite video input
Input from separate chroma Input from chroma BPF
(5) Delay circuit Compensates for the delay between the brightness signal and chroma signal by delaying the brightness signal. (6) Contrast adjustment circuit Adjusts the amplitude of the brightness signal output from the Y output pin (pin 12) according to the voltage of the contrast control pin (pin 38). The control characteristic is shown in Figure 5-1.
µPC1830
Figure 5-1. Contrast Control Characteristic (a) NTSC mode
(b) PAL mode
400 mVp-p stair step (composite) input
Y output voltage (Vp-p)
Contrast control pin voltage (V)
5.2 Chroma Signal Processing Section
(1) Input signal · Composite video signal input After coupling by a capacitor (0.22 µF), a 1 Vp-p composite video signal is input to the composite video signal input pin (pin 36). · Separate chroma signal input After coupling by a capacitor (1000 pF), a chroma signal whose burst signal amplitude is 150 mVp-p is input to the separate chroma input pin (pin 34). (2) Chroma BPF circuit Separates the chroma signal from a composite video signal. (3) Separate / composite switching circuit When the potential of the separate chroma input pin (pin 34) is 3.7 V or higher (in composite mode), switches the ACC amp input from the chroma input pin to the chroma BPF circuit output. Processing of the brightness signal at this time is switched so that it passes through the chroma trap circuit. Operation when switching separate / composite signals is shown in Table 5-1. (4) ACC (Auto Color Control) amplification circuit Extracts the burst signal, detects its level and smoothes the voltage of the ACC filter pin (pin 32) by an external capacitor. This smoothed voltage controls color gain to keep the amplitude of the burst signal constant.
µPC1830
(5) Subcolor control circuit According to the voltage of the subcolor control pin (pin 37), controls the amplitude of the chroma signal output from the ACC amplification circuit after separating the burst signal from it, and adjusts the amplitude of the color difference signal output from the R-Y output pin (pin 13) and B-Y output pin (pin 14). This controls color density on the screen. The control characteristic is shown in Figure 5-2. Figure 5-2. Subcolor Control Characteristic (a) NTSC mode
(b) PAL mode
Color bar (composite, burst: 300 mVp-p) input
B-Y output voltage (V)
Subcolor control pin voltage (V)
(6) Chroma APC (Auto Phase Control) circuit Detects the phase difference between the burst signal extracted from the chroma signal and the signal from fSCVCXO and smoothes the chroma APC filter pin (pin 30) using a capacitor. This smoothed voltage is used to control the fSCVCXO oscillation frequency. (7) Killer detection circuit Detects the amplitude of the burst signal and executes a mute on the subcolor control circuit when there is no burst signal, preventing it from outputting a chroma signal to avoid color noise. In this case, the output of the color killer output pin (pin 8) is driven high. The color killer sensitivity is determined by the time constant of a resistor and capacitor connected to the color killer filter pin (pin 26). (8) IDENT detection circuit Performs IDENT detection. With IDENT detection, if an NTSC signal (PAL signal in NTSC mode) is input in PAL mode, the color killer turns on and no chroma signal is output. (9) 3.58 MHz / 4.43 MHz VCXO, PAL SW circuit Switches the fSCVCO input pin between pin 28 (for 3.58 MHz) and pin 29 (for 4.43 MHz) by controlling the voltage of the fSC switching pin (pin 41) (2.8 V or higher: 3.58 MHz mode, 2.2 V or below: 4.43 MHz mode) to perform fSC oscillation at 3.58 MHz or 4.43 MHz. VCXO is controlled by the voltage of the chroma APC filter pin (pin 30) smoothed by the chroma APC circuit and its phase is synchronized with the input burst signal. The PAL SW circuit inverts the phase of a signal on the R-Y demodulation axis every 1H by IDENT detection. (10) R-Y, B-Y demodulation circuit Performs demodulation using the chroma signal output from the ACC circuit, an R-Y demodulation axis signal and a B-Y demodulation axis signal output from fSCVCXO, and multiplies R-Y by 1.4 and B-Y by 2.03.
µPC1830
5.3 Matrix Section
(1) Input signal · Brightness input signal After coupling by a capacitor (0.22 µF), a brightness signal which has 1 Vp-p of video part is input to the Y input pin (pin 16). · Color difference input signal After coupling by a capacitor (0.22 µF), 1 Vp-p R-Y and B-Y signals are input to the R-Y and B-Y input pins (pins 18 and 19). (2) Y, R-Y and B-Y input clamp circuit Clamps Y, R-Y and B-Y signals when the voltage of the clamp pulse input pin (pin 22) is 2.8 V or higher. Input a clamp pulse to the clamp pulse input pin (pin 22) in synchronization with the burst section of an input signal as shown in Figure 5-3. In the application circuit example, adjust the position of the clamp pulse by DELAY (µPD4538B external variable resistor: 10 k) and the clamp pulse width by PD (µPD4538B external variable resistor: 10 k). Figure 5-3. 22-Pin Input Clamp Pulse Waveform
Video signal Burst signal Composite video input
Clamp operates at 2.8 V or higher. 22-pin input clamp pulse
(3) Amplification color control circuit Adjusts the amplitude of a color difference signal input to the R-Y input pin (pin 18) and B-Y input pin (pin 19) according to the voltage of the color control pin (pin 20). This controls the color density on the screen. When using a matrix, adjust the color density mainly using this color control and fix the voltage of the subcolor control pin (pin 37) at 2 V (TYP.). The control characteristic is shown in Figure 5-4.
µPC1830
Figure 5-4. Color Control Characteristic (a) NTSC mode
(b) PAL mode
400 mVp-p stair step B-Y input Tint control pin voltage: 2 V
B output voltage (Vp-p)
Color control pin voltage (V)
Mode NTSC PAL Demodulation angle (R-Y) 105° (TYP.) 90° (TYP.) Demodulation ratio (R-Y / B-Y) 0.75 (TYP.) 0.61 (TYP.)
Figure 5-5. Tint Control Characteristic (a) NTSC mode
(b) PAL mode
B demodulation angle (deg)
Tint control pin voltage (V)
µPC1830
5.4 Synchronizing Signal Processing Section
In Figure 5-6, the slice level of sync. separation is determined as follows: When a negative sync. video signal is input, charge current I SP flows from the µ PC1830 to C O so that the synchronization peak (minimum potential) becomes approximately 2.5 V. The voltage of the sync. separate input pin (pin 39) becomes 2.5 V or higher during a period other than the synchronization peak (minimum potential), thus cutting off transistor TR1 (reducing the collector current of TR1). Consequently, a charge in C O is discharged via R O and R X by current I X during this cut-off period. Figure 5-7 illustrates this situation.
µPC1830
Figure 5-7. Sync. Separation Waveform
Charge by ISP
Discharge by IX VS
T1 (4.7 µ s)
T2 (58.86 µ s)
µPC1830
(7) Horizontal / vertical counter circuit · Horizontal counter circuit Divides a 32fH signal to generate horizontal timing signals such as HD and BLK signals. · 525 / 625 counter circuit Performs counting at 4fH and generates a vertical timing signal. Generates VD in 0.75H delay from the falling edge of a vertical sync. signal in an odd field and in 0.75H delay from the falling edge of a vertical sync. signal in an even field.
µPC1830
6. ELECTRICAL SPECIFICATIONS
Caution
Even if one of the parameters exceeds its absolute maximum rating even momentarily, the quality of the product may be degraded. The absolute maximum rating therefore specifies the upper or lower limit of the value at which the product can be used without physical damages. Be sure not to exceed or fall below this values when using the product.
Recommended Operating Conditions
Parameter Power supply voltage Composite video input voltage Separate chroma input signal voltage Synchronous separation input signal voltage Control signal voltage Color difference input voltage Symbol V CC V YC VC Conditions MIN. 4.5 - - TYP. 5.0 1.0 150 MAX. 5.5 - - Unit V V p-p mV p-p
V cont V R-Y V B-Y
µPC1830
VIDEO SIGNAL PROCESSING SECTION
Parameter Power supply current Video voltage gain Symbol I CC Conditions With no input signal Input signal - Composite f SC PAL or MIN. / Separate (MHz) NTSC - - - 50 TYP. 70 MAX. 90 Unit mA
Stair step 1 (400 mV p-p)
Contrast variable range Video output DC voltage fluctuation when contrast is variable Video frequency characteristics
Max. / min. contrast ratio Stair step 1 (400 mV p-p) Sync. signal (300 mV p-p) only
Sine wave 1 (400 mV p-p)
Composite
Separate
Video input DC voltage Video output DC voltage
Sync. signal (300 mV p-p) only
Video output DC power supply voltage fluctuation
Sync. signal ( 300 m V p-p) only
Video output gain power supply voltage fluctuation
Trap attenuation amount
Composite
Remark For the input signal, see Measuring Input Signal.
µPC1830
CHROMA SECTION (1 / 3)
Parameter A CC amplitude characteristics Symbol ACC1 Conditions B-Y output level fluctuation. With reference to burst 300 mV p-p . Input signal Composite f S C PAL or MIN. / Separate (MHz) NTSC 4.43 - -2.0 TYP. 0.0 MAX. +2.0 Unit dB
Color Burst Composite bar 600 mVp-p 2 Burst 30 mVp-p Burst 600 mVp-p Burst 30 mVp-p
B-Y output level fluctuation. With reference to burst 300 mV p-p .
Burst Separate 300 mVp-p Burst 15 mVp-p Burst 300 mVp-p Burst 15 mVp-p
Color killer setting point
Color bar 1
Composite
3.58 Separate 4.43 3.58
NTSC PAL NTSC
Color killer color remainder
Color bar 1
mV p-p
Color killer output, high
Color killer output, low
Subcolor control variable range Subcolor control color remainder
Color bar 1
Composite
Color bar 1
Composite
mV p-p
APC pull-in range
Color bar 1
Composite
PAL NTSC PAL NTSC - -
Separate
VCO control sensitivity
Remark For the input signal, see Measuring Input Signal.
µPC1830
R-Y R-Y / B-Y output ratio B-Y DP R-Y B-Y DN
Composite
Color difference output remaining carrier level Color difference output remaining harmonic level Color difference output frequency characteristics
R-Y, B-Y output remaining carrier level
mV p-p
Color bar 1
mV p-p
Since wave 2 (400 mV p-p)
Composite
PAL NTSC PAL NTSC PAL
Separate
Blanking stage difference
Burst (300 mV p-p) only
Line fluctuation
Color difference output pin voltage
Color difference output pin voltage fluctuation with power supply fluctuation
EORYV E ORY change when VCC changes from 4.5 to 5.5 V EOBYV E OBY change when VCC changes from 4.5 to 5.5 V
Remark For the input signal, see Measuring Input Signal.
µPC1830
Parameter Separate chroma input pin voltage Separate chroma input resistance Separate / composite change threshold voltage Symbol E IC Conditions DC voltage of pin 34 Input signal - Composite f S C PAL or MIN. / Separate (MHz) NTSC Separate - - 1.2 TYP. 1.5 MAX. 1.8 Unit V
Calculate from input when EIC EIC + 2 V Voltage of pin 34 at which separate / composite mode is changed
Separate
EICTH
Remark For the input signal, see Measuring Input Signal.
µPC1830
SYNCHRONOUS SECTION (1 / 2)
Sync. signal (300 mV p-p) only
Horizontal VCO control sensitivity
Horizontal VCO free-running freq.
Horizontal VCO free-running freq. fluctuation with power supply voltage fluctuation HD pulse output, high HD pulse output, low HD pulse output width Blanking pulse output, high Blanking pulse output, low Blanking pulse output, width Vertical free-running frequency (in 50-Hz mode)
Sync. signal (300 mVp-p) only Sync. signal (300 mVp-p) only Sync. signal (300 mVp-p) only Sync. signal (300 mVp-p) only
Sync. signal (300 mVp-p) only Sync. signal (300 mVp-p) only Sync. separate input of 3.5 V
Sync. separate input of -1 mA
Remark For the input signal, see Measuring Input Signal.
µPC1830
VD pulse output, high VD pulse output, low Even field VD pulse output width Odd field VD pulse output width
t WVDE
t WVDO
Remark For the input signal, see Measuring Input Signal.
µPC1830
MODE CONTROL SECTION
Parameter NTSC / PAL mode switch threshold voltage Symbol EPN1 Conditions Voltage of pin 42 at which both decoder and matrix changes to NTSC or PAL mode simultaneously. Voltage of pin 42 at which only matrix changes to NTSC or PAL mode and decoder remains in NTSC mode. Input current of pin 42. Input signal - Composite f S C PAL or MIN. / Separate (MHz) NTSC - - - 1.37 TYP. 1.67 MAX. 1.97 Unit V
NTSC / PAL mode switch input pin current Subcarrier frequency switch threshold voltage Subcarrier frequency switch input pin current Vertical frequency switch threshold voltage Vertical frequency switch input pin current
Voltage of pin 41 at which f SC 3.58 / 4.43 mode is changed. Input current of pin 41.
Voltage of pin 6 at which fV 50 / 60 mode is changed. Input current of pin 6.
NTSC / PAL MODE SETTING
SW setting of pin 42 Mode 1 Mode 2 Mode 3 Voltage of pin 42 Lower than EPN1 Between EPN1 and EPN2 Higher than EPN2 Decoder mode PAL NTSC NTSC Matrix mode PAL NTSC PAL
VERTICAL FREQUENCY (fV) SWITCHING
Voltage of pin 6 Lower than EFV Higher than EFV Vertical frequency fv 50 Hz 60 Hz
SUBCARRIER FREQUENCY (fSC) SWITCHING
Voltage of pin 41 Lower than ESC Higher than ESC Subcarrier frequency fSC 4.43 MHz 3.58 MHz
µPC1830
MATRIX SECTION (1 / 2)
Parameter Original color output Y voltage gain Y voltage gain RGB output mutual difference Y voltage gain fluctuation with power supply voltage fluctuation Symbol AY Conditions B output voltage gain. Composite f S C PAL or Input signal MIN. / Separate (MHz) NTSC Y:stair step 2 (1 V p-p) Y:stair step 2 (1 V p-p) - - - -2.0 TYP. 0.0 MAX. +2.0 Unit dB
A YRGB Mutual difference of R, G, and B output voltage gains. A YV
Y frequency characteristics
B output color difference voltage gain Color control variable range
B-Y: stair step 1 (400 mVp-p)
Color control color remainder
mV p-p
Color difference voltage gain fluctuation with power supply voltage fluctuation Color difference freq. characteristics
Tint control variable range
Stair step 1 (400 mVp-p)
PAL / NTSC
deg deg
Remark For the input signal, see Measuring Input Signal.
µPC1830
Parameter PAL mode demodulation ratio Symbol Conditions Input signal Composite f S C PAL or MIN. / Separate (MHz) NTSC - - PAL 0.50 TYP. 0.56 MAX. 0.62 Unit Times
0.31 85 228 NTSC 0.69
Times deg deg Times
PAL mode demodulation angle NTSC mode demodulation ratio
Times
NTSC mode demodulation angle Clamp pulse input threshold voltage R-Y input pin voltage B-Y input pin voltage R output pin voltage G output pin voltage B output pin voltage DC difference voltage between R, G, B outputs RGB output DC fluctuation in color control mode
deg deg V
E RYI E BYI E RO E GO E BO EX-Y Maximum value of difference voltages between E RO, E GO, and EBO
RGB output DC fluctuation in tint control mode
Y input DC fluctuation in color control mode Y input DC fluctuation in tint control mode Y input pin voltage
R2 B1 - tan-1 + 90° R1 B2 G1 - 3G2 B1 - tan-1 + 240° B2 3G1 + G2
µPC1830
Measuring Input Signal · Stair step 1 400 mV p-p 2 1 V p-p
400 mVp-p
300 mVp-p
1 Vp-p
300 mVp-p
· Sync. signal (300 mVp-p) only
300 mVp-p
· Sine wave 1 400 mV p-p 2 400 mV p-p
400 mVp-p
Sine Wave Mono Tone
400 mV p-p
400 mVp-p 1 Vp-p Sine Wave Mono Tone
Sine Wave Mono Tone
µPC1830
· Color bar 1 2 Variable burst or chroma signal amplitude
1 Vp-p
Variable burst or chroma signal amplitude
· Rainbow color bar (300 mVp-p)
Rainbow chroma signal 300 mVp-p
· Burst (300 mVp-p) only
300 mVp-p
µPC1830
Timing chart (horizontal period)
Burst signal Composite video input
H sync. output (HD)
Blanking output (BLK) 10 µs
µPC1830
Timing chart (vertical period / standard signal input)
Odd field Composite video input
H sync. output (HD)
Blanking output (BLK) V sync. output (VD) 0.75H Even field Composite video input H sync. output (HD) Blanking output (BLK) 6H
V sync. output (VD) 0.75H 1.25H
Remark H represents horizontal scanning period.
7. APPLICATION CIRCUIT EXAMPLE
Example 1
Notes 1. Crystal resonator for load of 16 pF. 4.433 619 MHz (PAL) : DAISHINKU CORP. (Type: HC-49 / U) 3.579 545 MHz (NTSC) : Toyo Communication Equipment Co., Ltd. (Type: TQC203A-8R) 2. CSB500F23: Murata Mfg. Co., Ltd.
Vcc BNC SEP-C-IN
0.01 µF
220 pF
Subcolor control 0.1 0.1 µF µF Contrast 2.2 control VCC µF VCC 20 k 20 k
22 µF 1000 pF
Note 1
C945 4.7 µF 680 + k
0.1 µF
4.43 MHz 3.58 MHz
0.22 µF + 470 µF
BNC B-OUT
910 k 470 2.4 k 0.22 µF
C945 1 k VCC
Vcc C945 0.22 µF + 470 µF Vcc C945 0.22 µ F + 470 µF BNC R-OUT BNC G-OUT
0.1 µF
0.01 µF
BNC Y-IN
Mode switch Sync. separate
Separate / composite switch, ACC amp. subcolor control
Filter f0 adjust
3.58 MHz / 4.43 MHz VCXO, PAL SW
RGB output buffer
Clamp
C chroma BPF
APC, killer detect, IDENT detect
V filter H sync. detect
chroma trap
NTSC / PAL matrix
Separate / composite switch
C R-Y, B-Y fSC
modulate
R-Y B-Y G-Y killer
Tint control
Mode 3 Mode 1 20 k Mode 2
R-Y B-Y
Delay
Contrast control
R-Y B-Y
Amp. color control
AFC wave detect
HD, VD, blanking pulse, killer output buffer
Y R-Y B-Y Y, R-Y, B-Y output buffer
R-Y B-Y
Y, R-Y, B-Y input clamp 16 17 18 19 20 21
0.1 µF
180 pF
3.58 MHz FSC 4.43 MHz 270 pF
Killer detect
0.1 µF
µ PD4538B
330 4700 2.2 k pF
BLK HD
0.22 µF
390 pF
500 kHz 2.7 k
2.2 µF Note 2
0.1 µF 22 µF VCC
0.1 0.22 0.22 µF µF µF
470 pF 20 k Color control 20 k Tint control Delay 10 k
22 µF 0.1 µF
SEP VCC SEP-SW COMP
µPC1830
Example 2 (for NTSC limited use)
Notes 1. Crystal resonator for load of 16 pF. 3.579 545 MHz (NTSC) : Toyo Communication Equipment Co., Ltd. (Type: TQC203A-8R) 2. CSB500F23: Murata Mfg. Co., Ltd.
Vcc BNC SEP-C-IN
0.01 µF
220 pF
Subcolor control 0.1 0.1 µF µF Contrast 2.2 control VCC µF VCC 20 k 20 k
22 µF 1000 pF
Note 1
C945 4.7 µF 680 + k
0.1 µF
3.58 MHz
0.22 µF + 470 µF
BNC B-OUT
910 k 2.4 k 0.22 µF
C945 1 k VCC
Vcc C945
0.1 µF
0.01 µF
0.22 µF + 470 µF
BNC G-OUT
BNC Y-IN
Mode switch Sync. separate
Separate / composite switch, ACC amp. subcolor control
Filter f0 adjust
3.58 MHz / 4.43 MHz VCXO, PAL SW
RGB output buffer
Vcc C945 0.22 µ F + 470 µF BNC R-OUT
Clamp
C chroma BPF
APC, killer detect, IDENT detect
V filter H sync. detect
chroma trap
NTSC / PAL matrix
Separate / composite switch V H BLK
AFC wave detect
C R-Y, B-Y fSC
modulate
R-Y B-Y G-Y Killer
Tint control
R-Y B-Y
Delay
Contrast control
R-Y B-Y
Amp. color control
HD, VD, blanking pulse, killer output buffer
R-Y B-Y
Y, R-Y, B-Y output buffer
Y, R-Y, B-Y input clamp 15 16 17 18 19 20
0.1 µF
180 pF
330 4700 pF
Killer detect
0.1 µF
µ PD4538B
BLK HD
0.22 µF
270 pF
390 pF
500 kHz 2.7 k
2.2 µF Note 2
0.1 µF 22 µF VCC
0.22 0.22 µF µF
470 pF 20 k Color control 20 k Tint control Delay 10 k
22 µF 0.1 µF
SEP VCC SEP-SW COMP
µPC1830
Example 3 (for PAL limited use)
Notes 1. Crystal resonator for load of 16 pF. 4.433 619 MHz (PAL) : DAISHINKU CORP. (Type: HC-49 / U) 2. CSB500F23: Murata Mfg. Co., Ltd.
Vcc BNC SEP-C-IN
0.01 µF
220 pF
Subcolor control 0.1 0.1 µF µF Contrast 2.2 control VCC µF VCC 20 k 20 k
22 µF 1000 pF
Note 1
C945 4.7 µF 680 + k
0.1 µF
4.43 MHz
0.22 µF + 470 µF
BNC B-OUT
910 k 470 NC
C945 1 k VCC
Vcc 0.22 µF
0.1 µF
0.01 µF
0.22 µF + 470 µF
BNC G-OUT
BNC Y-IN
Mode switch Sync. separate
Separate / composite switch, ACC amp. subcolor control
Filter f0 adjust
3.58 MHz / 4.43 MHz VCXO, PAL SW
RGB output buffer
Vcc C945 0.22 µ F + 470 µF BNC R-OUT
Clamp
C chroma BPF
APC, killer detect, IDENT detect
V filter H sync. detect
chroma trap
NTSC / PAL matrix
Separate / composite switch
C R-Y, B-Y fSC
modulate
R-Y B-Y G-Y Killer
Tint control
R-Y B-Y
Delay
Contrast control
R-Y B-Y
Amp. color control
HD, VD, blanking pulse, killer output buffer
AFC wave detect
R-Y B-Y
Y, R-Y, B-Y output buffer 12 13 14 15 16
Y, R-Y, B-Y input clamp 17 18 19 20
0.1 µF
180 pF
330 4700 pF
Killer detect
0.1 µF
µ PD4538B
BLK HD
0.22 µF
270 pF
390 pF
500 kHz 2.7 k
2.2 µF Note 2
0.1 µF 22 µF VCC
0.22 0.22 µF µF
470 pF 20 k Color control 20 k Tint control Delay 10 k
22 µF 0.1 µF
SEP VCC SEP-SW COMP
µPC1830
Example 4 (When RGB matrix section not used)
Notes 1. Crystal resonator for load of 16 pF. 4.433 619 MHz (PAL) : DAISHINKU CORP. (Type: HC-49 / U) 3.579 545 MHz (NTSC) : Toyo Communication Equipment Co., Ltd. (Type: TQC203A-8R) 2. CSB500F23: Murata Mfg. Co., Ltd.
BNC SEP-C-IN
0.01 µF
220 pF
Subcolor control 0.1 0.1 µF µF Contrast 2.2 control VCC µF VCC 20 k 20 k
22 µF 1000 pF
Note 1
C945 4.7 µF 680 + k
0.1 µF
4.43 MHz 3.58 MHz
910 k 470 2.4 k 0.22 µF
C945 1 k VCC
0.1 µF
0.01 µF
BNC Y-IN
Mode switch Sync. separate
Clamp
Separate / composite switch, ACC amp. subcolor control
Filter f0 adjust
3.58 MHz / 4.43 MHz VCXO, PAL SW
RGB output buffer R B G
C chroma BPF
APC, killer detect, IDENT detect
V filter H sync. detect
chroma trap
NTSC / PAL matrix R-Y B-Y G-Y
Separate / composite switch
C R-Y, B-Y fSC
modulate R-Y B-Y
Contrast control
Killer
Tint control R-Y B-Y Amp. color control R-Y B-Y
Mode 3 Mode 1 20 k Mode 2
Delay
AFC wave detect
Y R-Y B-Y
HD, VD, blanking pulse, killer output buffer
Y, R-Y, B-Y output buffer
Y, R-Y, B-Y input clamp 15 16 17 18 19 20 21
3.58 MHz FSC 4.43 MHz 270 pF
330 4700 pF
Killer detect
BLK HD
R-Y B-Y
390 pF
500 kHz 2.7 k
2.2 µF Note 2
0.1 µF 22 µF VCC +
0.1 µF
SEP VCC SEP-SW COMP
µPC1830
8. OPERATING PRECAUTIONS 8.1 µPC1830 External Components
· For NTSC : 3.579 545 MHz (model name: TQC203A-8R (HC-49 / U-10 type), manufactured by Toyo
µPC1830
8.2 µPC1830 Pattern Wiring
(1) GND line Solid grounding should be applied to three GNDs: synchronous section GND (pin 5), video section GND (pin 15) and chroma section GND (pin 33). They should not be connected to other digital GNDs except the one point of origin. Use thick connection (thick through hole) for each GND pin of the IC. When an emitter follower circuit, amplifier, etc. is connected to the color difference output stage or RGB output stage, separate the solid ground of the output stage from that of the IC output stage. (2) Power supply line The three analog power supplies, synchronous section power supply (pin 7), video section power supply (pin 17) and chroma section power supply (pin 35) should be independent of each other and unified at the supply source. Ensure that there is no unnecessary routing. Separate the digital section power supply from the analog section power supply and connect them only at one point. (3) Signal line In order to avoid signal cross talk, ensure that the color difference signal line (pins 12, 13, and 14) and RGB signal line (pins 23, 24, and 25) are not placed close to or in parallel with the digital signal line or HD (pin 10), VD (pin 11) and BLK (pin 9) lines, or cross those lines. (4) Placement of peripheral components of each pin Place components which are connected with pins 1, 2, 5, 7, 15, 16, 17, 18, 19, 23, 24, 25, 28, 29, 33, 34, and 35 close to the IC. When the placed components are connected to the power supply line or other lines, route low-impedance lines and make sure that the thickest possible lines are used for connection with the IC pins.
µPC1830
9. PACKAGE DRAWING
42 PIN PLASTIC SHRINK SOP (375 mil)
22 detail of lead end
L S42GT-80-375B-1
NOTE Each lead centerline is located within 0.10 mm (0.004 inch) of its true position (T.P.) at maximum material condition.
µPC1830
10. RECOMMENDED SOLDERING CONDITIONS
When soldering this product, it is highly recommended to observe the conditions as shown below. If other soldering processes are used, or if the soldering is performed under different conditions, please make sure to consult with our sales offices. For more details, refer to our document "SEMICONDUCTOR DEVICE MOUNTING TECHNOLOGY MANUAL" (C10535E). Surface Mount Device
µPC1830GT: 42-pin plastic shrink SOP (375 mil)
Process Infrared ray reflow Conditions Peak temperature: 235 °C or below (Package surface temperature), Reflow time: 30 seconds or less (at 210 °C or higher), Maximum number of reflow processes: 2 times. Peak temperature: 215 °C or below (Package surface temperature), Reflow time: 40 seconds or less (at 200 °C or higher), Maximum number of reflow processes: 2 times. Pin temperature: 300 °C or below, Heat time: 3 seconds or less (Per each side of the device). Symbol IR35-00-2
Vapor phase soldering
VP15-00-2
Partial heating method
Caution
Apply only one kind of soldering condition to a device, except for "partial heating method", or the device will be damaged by heat stress.
µPC1830
The application circuits and their parameters are for reference only and are not intended for use in actual design-ins.
M4 96.5
|