| The Datasheet Archive - 100 Million Datasheets from 7500 Manufacturers. |
LC2MOS Precision Quad SPST Switches ADG431/ADG432/ADG433 SWITCHES
Top Searches for this datasheetFEATURES Supply Maximum Ratings Analog Signal Range Resistance (<24 Ultralow Power Dissipation (3.9 Leakage (<0.25 Fast Switching Times <165 <130 Break-Before-Make Switching Action TTL/CMOS Compatible Plug-in Replacement DG411/DG412/DG413 APPLICATIONS Audio Video Switching Automatic Test Equipment Precision Data Acquisition Battery Powered Systems Sample Hold Systems Communication Systems LC2MOS Precision Quad SPST Switches ADG431/ADG432/ADG433 SWITCHES SHOWN LOGIC INPUT ADG431 ADG432 ADG433 GENERAL DESCRIPTION ADG431, ADG432 ADG433 monolithic CMOS devices comprising four independently selectable switches. They designed enhanced LC2MOS process which provides power dissipation gives high switching speed resistance. resistance profile very flat over full analog input range ensuring excellent linearity distortion when switching audio signals. Fast switching speed coupled with high signal bandwidth also make parts suitable video signal switching. CMOS construction ensures ultralow power dissipation making parts ideally suited portable battery powered instruments. ADG431, ADG432 ADG433 contain four independent SPST switches. ADG431 ADG432 differ only that digital control logic inverted. ADG431 switches turned with logic appropriate control input, while logic high required ADG432. ADG433 switches with digital control logic similar that ADG431 while logic inverted other switches. Each switch conducts equally well both directions when input signal range which extends supplies. condition, signal levels supplies blocked. switches exhibit break before make switching action multiplexer applications. Inherent design charge injection minimum transients when switching digital inputs. PRODUCT HIGHLIGHTS Extended Signal Range ADG431, ADG432 ADG433 fabricated enhanced LC2MOS process giving increased signal range which extends fully supply rails. Ultralow Power Dissipation Break-Before-Make Switching This prevents channel shorting when switches configured multiplexer. Single Supply Operation applications where analog signal unipolar, ADG431, ADG432, ADG433 operated from single rail power supply. parts fully specified with single power supply will remain functional with single supplies REV. Information furnished Analog Devices believed accurate reliable. However, responsibility assumed Analog Devices use, infringements patents other rights third parties which result from use. license granted implication otherwise under patent patent rights Analog Devices. Technology Way, P.O. 9106, Norwood, 02062-9106, U.S.A. Tel: 781/329-4700 World Wide Site: www.analog.com Fax: 781/326-8703 Analog Devices, Inc., 2001 Dual Supply Parameter ANALOG SWITCH Analog Signal Range (VS) Drift Match LEAKAGE CURRENTS Source Leakage (OFF) Drain Leakage (OFF) Channel Leakage (ON) DIGITAL INPUTS Input High Voltage, VINH Input Voltage, VINL Input Current IINL IINH Digital Input Capacitance DYNAMIC CHARACTERISTICS1 tOFF Break-Before-Make Time Delay, (ADG433 Only) Charge Injection Isolation Channel-to-Channel Crosstalk (OFF) (OFF) (ON) POWER REQUIREMENTS Power Dissipation NOTES Guaranteed design, subject production test. Specifications subject change without notice. 10%, 10%, 10%, unless otherwise noted.) Version 0.05 0.25 0.05 0.25 0.35 Unit %/°C Test Conditions/Comments +13.5 -13.5 +16.5 -16.5 15.5 15.5 Test Circuit 15.5 15.5 Test Circuit 15.5 Test Circuit 0.005 0.02 VINL VINH Test Circuit Test Circuit Test Circuit Test Circuit MHz; Test Circuit MHz; Test Circuit +16.5 -16.5 Digital Inputs 0.0001 0.0001 0.0001 REV. ADG431/ADG432/ADG433 Single Supply Parameter ANALOG SWITCH Analog Signal Range (VS) Drift Match LEAKAGE CURRENTS Source Leakage (OFF) Drain Leakage (OFF) Channel Leakage (ON) DIGITAL INPUTS Input High Voltage, VINH Input Voltage, VINL Input Current IINL IINH Digital Input Capacitance DYNAMIC CHARACTERISTICS tOFF Break-Before-Make Time Delay, (ADG433 Only) Charge Injection Isolation Channel-to-Channel Crosstalk (OFF) (OFF) (ON) POWER REQUIREMENTS Power Dissipation NOTES Guaranteed design, subject production test. Specifications subject change without notice. 10%, 10%, unless otherwise noted) Version 0.04 0.25 0.04 0.25 0.01 Unit %/°C Test Conditions/Comments 10.8 13.2 12.2/1 1/12.2 Test Circuit 12.2/1 1/12.2 Test Circuit 12.2 Test Circuit 0.005 0.01 VINL VINH Test Circuit Test Circuit Test Circuit Test Circuit MHz; Test Circuit MHz; Test Circuit 13.2 Digital Inputs 0.0001 0.03 0.0001 0.03 5.25 Truth Table (ADG431/ADG432) Truth Table (ADG433) ADG431 ADG432 Switch Condition Logic Switch Switch REV. ADG431/ADG432/ADG433 ABSOLUTE MAXIMUM RATINGS 25°C unless otherwise noted.) -0.3 +0.3 -0.3 Analog, Digital Inputs2 Whichever Occurs First Continuous Current, Peak Current, (Pulsed Duty Cycle max) Operating Temperature Range Industrial Version) -40°C +85°C Storage Temperature Range -65°C +150°C Junction Temperature 150°C Plastic Package, Power Dissipation Thermal Impedance 117°C/W Lead Temperature, Soldering sec) 260°C SOIC Package, Power Dissipation Thermal Impedance 77°C/W Lead Temperature, Soldering Vapor Phase sec) 215°C Infrared sec) 220°C NOTES Stresses above those listed under Absolute Maximum Ratings cause permanent damage device. This stress rating only; functional operation device these other conditions above those listed operational sections this specification implied. Exposure absolute maximum rating conditions extended periods affect device reliability. Only absolute maximum rating applied time. Overvoltages will clamped internal diodes. Current should limited maximum ratings given. CAUTION (electrostatic discharge) sensitive device. Electrostatic charges high 4000 readily accumulate human body test equipment discharge without detection. Although ADG431/ADG432/ADG433 features proprietary protection circuitry, permanent damage occur devices subjected high-energy electrostatic discharges. Therefore, proper precautions recommended avoid performance degradation loss functionality. WARNING! SENSITIVE DEVICE CONFIGURATION (DIP/SOIC) ORDERING GUIDE Model ADG431BN ADG431BR ADG431ABR ADG432BN ADG432BR ADG432ABR ADG433BN ADG433BR ADG433ABR Temperature Range -40°C +85°C -40°C +85°C -40°C +85°C -40°C +85°C -40°C +85°C -40°C +85°C -40°C +85°C -40°C +85°C -40°C +85°C Package Option1 N-16 R-16A R-16A2 N-16 R-16A R-16A2 N-16 R-16A R-16A2 VIEW (Not Scale) ADG431 ADG432 ADG433 NOTES Plastic DIP; 0.15" Small Outline (SOIC). Trench isolated, latch-up proof parts. Trench Isolation section. TERMINOLOGY Most positive power supply potential. Most negative power supply potential dual supplies. single supply applications, connected GND. Logic power supply Ground reference. Source terminal. input output. Drain terminal. input output. Logic control input. Ohmic resistance between (VS) variation change analog input voltage with constant load current. Drift Change temperature. Match Difference between switches. (OFF) Source leakage current with switch "OFF." (OFF) Drain leakage current with switch "OFF." (ON) Channel leakage current with switch "ON." (VS) Analog voltage terminals (OFF) (OFF) (ON) tOFF Crosstalk Isolation Charge Injection "OFF" switch source capacitance. "OFF" switch drain capacitance. "ON" switch capacitance. Input Capacitance ground digital input. Delay between applying digital control input output switching Delay between applying digital control input output switching off. "OFF" time "ON" time measured between points both switches, when switching from address state another. measure unwanted signal which coupled through from channel another result parasitic capacitance. measure unwanted signal coupling through "OFF" switch. measure glitch impulse transferred from digital input analog output during switching. REV. Typical Performance +12V -12V +10V -10V +15V -15V DRAIN SOURCE VOLTAGE DRAIN SOURCE VOLTAGE Resistance Function (VS) Dual Supplies Resistance Function (VS) Single Supply +15V -15V 100mA +15V -15V 10mA ISUPPLY DRAIN SOURCE VOLTAGE 100nA 100k FREQUENCY Resistance Function (VS) Different Temperatures Supply Current Input Switching Frequency +15V -15V 0.04 +15V -15V (ON) LEAKAGE CURRENT (OFF) LEAKAGE CURRENT 0.02 (OFF) 0.00 (OFF) 0.01 (ON) (OFF) -0.02 0.001 TEMPERATURE -0.04 DRAIN SOURCE VOLTAGE Leakage Currents Function Temperature Leakage Currents Function (VS) REV. ADG431/ADG432/ADG433 +15V -15V ISOLATION P-CHANNEL N-CHANNEL BURIED OXIDE LAYER SUBSTRATE (BACKGATE) Figure Trench Isolation APPLICATION 100k FREQUENCY Isolation Frequency Figure illustrates precise, fast sample-and-hold circuit. AD845 used input buffer while output operational amplifier AD711. During track mode, closed output VOUT follows input signal VIN. hold mode, opened signal held hold capacitor switch capacitor leakage, voltage hold capacitor will decrease with time. ADG431/ADG432/ ADG433 minimizes this droop leakage specifications. droop rate further minimized polystyrene hold capacitor. droop rate circuit shown typically µV/µs. second switch SW2, which operates parallel with SW1, included this circuit reduce pedestal error. Since both switches will same potential, they will have differential effect AD711 which will minimize charge injection effects. Pedestal error also reduced compensation network This compensation network also reduces hold time glitch while optimizing acquisition time. Using illustrated amps component values, pedestal error maximum value over input range. Both acquisition settling times +15V 2200pF +15V AD845 -15V 1000pF 2200pF +15V +15V -15V CROSSTALK 100k FREQUENCY Crosstalk Frequency TRENCH ISOLATION ADG431A, ADG432A ADG433A, insulating oxide layer (trench) placed between NMOS PMOS transistors each CMOS switch. Parasitic junctions, which occur between transistors junction isolated switches, eliminated, result being completely latch-up proof switch. junction isolation, wells PMOS NMOS transistors from diode that reverse-biased under normal operation. However, during overvoltage conditions, this diode becomes forward biased. silicon-controlled rectifier (SCR) type circuit formed transistors causing significant amplification current which, turn, leads latch With trench isolation, this diode removed, result being latch-up proof switch. AD711 VOUT -15V ADG431 ADG432 ADG433 -15V Figure Fast, Accurate Sample-and-Hold REV. ADG431/ADG432/ADG433 Test Circuits (OFF) (OFF) (ON) V1/IDS Test Circuit Resistance Test Circuit Leakage Test Circuit Leakage +15V VOUT 35pF ADG431 ADG432 VOUT -15V tOFF Test Circuit Switching Times +15V VOUT2 35pF VOUT2 35pF VOUT1 VOUT1 IN1, -15V Test Circuit Break-Before-Make Time Delay +15V VOUT 10nF VOUT QINJ -15V VOUT VOUT Test Circuit Charge Injection REV. ADG431/ADG432/ADG433 +15V +15V VOUT VOUT VIN2 CHANNEL-TO-CHANNEL CROSSTALK VS/VOUT -15V -15V Test Circuit Isolation Test Circuit Channel-to-Channel Crosstalk OUTLINE DIMENSIONS Dimensions shown inches (mm). 16-Lead Plastic (Narrow) (N-16) 0.840 (21.34) 0.745 (18.92) 16-Lead SOIC (R-16A) 0.3937 (10.00) 0.3859 (9.80) 0.280 (7.11) 0.240 (6.10) 0.060 (1.52) 0.015 (0.38) 0.130 (3.30) 0.210 (5.33) 0.160 (4.06) 0.115 (2.93) 0.022 (0.558) 0.014 (0.356) 0.100 (2.54) 0.325 (8.26) 0.300 (7.62) 0.195 (4.95) 0.115 (2.93) 0.1574 (4.00) 0.1497 (3.80) 0.2440 (6.20) 0.2284 (5.80) 0.0098 (0.25) 0.0040 (0.10) 0.0688 (1.75) 0.0532 (1.35) 0.0196 (0.50) 0.0099 (0.25) 0.070 (1.77) SEATING 0.045 (1.15) PLANE 0.015 (0.381) 0.008 (0.204) 0.0500 SEATING (1.27) PLANE 0.0192 (0.49) 0.0138 (0.35) 0.0099 (0.25) 0.0075 (0.19) 0.0500 (1.27) 0.0160 (0.41) ADG431/ADG432/ADG433-Revision History Location Page Data Sheet changed from REV. REV. Changes Specifications Table (Dual Supply) Changes Specifications Table (Single Supply) Changes Absolute Maximum Ratings Changes Ordering Guide 16-Lead Cerdip deleted from Outline Dimensions REV. PRINTED U.S.A. C00050b-0-3/01(C) VIN1 Other recent searchesTMPM370 - TMPM370 TMPM370 Datasheet TISP3082L - TISP3082L TISP3082L Datasheet SP0208CC01 - SP0208CC01 SP0208CC01 Datasheet PD-20769 - PD-20769 PD-20769 Datasheet KPBA02-101 - KPBA02-101 KPBA02-101 Datasheet IRS2053MPbF - IRS2053MPbF IRS2053MPbF Datasheet DDD-511-032 - DDD-511-032 DDD-511-032 Datasheet
Privacy Policy | Disclaimer |