The Datasheet Archive - 100 Million Datasheets from 7500 Manufacturers.    


Datasheet Search Engine   
 
Part # or Description: • 5V RS232 Driver • 2SC5066* • "Real Time Clock" • "USB connector" • "blue led" 5mm • 10 watt zener diode • 2N3055* motorola
 
Search Tip: Try entering the part number only. Include a wildcard (eg. lm317* or 1n4148*)

 

 

FEMTOCLOCKSCRYSTAL-TO3.3V LVPECL CLOCK GENERATOR FEATURES di


Datasheet Thumbnail

  

Download PDF



Top Searches for this datasheet



ICS843011C
FEMTOCLOCKSCRYSTAL-TO3.3V LVPECL CLOCK GENERATOR
FEATURES
differential 3.3V LVPECL output Crystal oscillator interface designed 26.5625MHz 18pF parallel resonant crystal Output frequency: 106.25MHz 100MHz range: 560MHz 680MHz phase jitter 100MHz, using 25MHz crystal (637kHz 10MHz): 0.29ps (typical) 3.3V operating supply -40°C 85°C ambient operating temperature Available both standard lead-free RoHS compliant packages
GENERAL DESCRIPTION
ICS843011C Fibre Channel Clock Generator member HiPerClocksHiPerClockSfamily high performance devices from ICS. ICS843011C uses 26.5625MHz crystal synthesize 106.25MHz 25MHz crystal synthesize 100MHz. ICS843011C excellent <1ps phase jitter performance, over 637kHz 10MHz integration range. ICS843011C packaged small 8-pin TSSOP, making ideal systems with limited board space.
FREQUENCY TABLE
Crystal (MHz) 26.5625 Output Frequency (MHz) 106.25
BLOCK DIAGRAM
XTAL_IN
ASSIGNMENT
Phase Detector
637.5MHz 26.5625MHz Ref.
XTAL_OUT
VCCA XTAL_OUT XTAL_IN
(fixed)
ICS843011C
8-Lead TSSOP 4.40mm 3.0mm 0.925mm package body Package View
Preliminary Information presented herein represents product prototyping pre-production. noted characteristics based initial product characterization. Integrated Circuit Systems, Incorporated (ICS) reserves right change circuitry specifications without notice. 843011CG REV. JANUARY 2006
ICS843011C
FEMTOCLOCKSCRYSTAL-TO3.3V LVPECL CLOCK GENERATOR
Type Power Power Input Description Analog supply pin. Negative supply pin. Crystal oscillator interface. XTAL_IN input, XTAL_OUT output. connect. Differential clock outputs. LVPECL interface levels. Core supply pin.
TABLE DESCRIPTIONS
Number Name VCCA XTAL_OUT, XTAL_IN
Unused Output Power
TABLE CHARACTERISTICS
Symbol Parameter Input Capacitance Test Conditions Minimum Typical Maximum Units
843011CG
REV. JANUARY 2006
ICS843011C
FEMTOCLOCKSCRYSTAL-TO3.3V LVPECL CLOCK GENERATOR
4.6V -0.5V 0.5V 50mA 100mA 101.7°C/W mps) -65°C 150°C NOTE: Stresses beyond those listed under Absolute Maximum Ratings cause permanent damage device. These ratings stress specifications only. Functional operation product these conditions conditions beyond those listed Characteristics Characteristics implied. Exposure absolute maximum rating conditions extended periods affect product reliability.
ABSOLUTE MAXIMUM RATINGS
Supply Voltage, Inputs, Outputs, Continuous Current Surge Current Package Thermal Impedance, Storage Temperature, TSTG
TABLE POWER SUPPLY CHARACTERISTICS, 3.3V±5%, -40°C 85°C
Symbol VCCA ICCA Parameter Core Supply Voltage Analog Supply Voltage Analog Supply Current Power Supply Current included Test Conditions Minimum 3.135 3.135 Typical Maximum 3.465 3.465 Units
TABLE LVPECL CHARACTERISTICS, 3.3V±5%, -40°C 85°C
Symbol VSWING Parameter Output High Voltage; NOTE Output Voltage; NOTE Peak-to-Peak Output Voltage Swing Test Conditions Minimum Typical Maximum Units
NOTE Outputs terminated with
TABLE CRYSTAL CHARACTERISTICS
Parameter Mode Oscillation Frequency Equivalent Series Resistance (ESR) Shunt Capacitance Test Conditions Minimum Typical Fundamental 26.5625 Maximum Units
TABLE CHARACTERISTICS, 3.3V±5%, -40°C 85°C
Symbol Parameter FOUT Output Frequency Phase Jitter (Random); NOTE Output Rise/Fall Time Output Duty Cycle 106.25MHz; Integration Range: 637kHz 10MHz 100MHz; Integration Range: 637kHz 10MHz Test Conditions Minimum 93.33 0.29 0.29 Typical Maximum 113.33 Units
NOTE Please refer Phase Noise Plot.
843011CG
REV. JANUARY 2006
ICS843011C
FEMTOCLOCKSCRYSTAL-TO3.3V LVPECL CLOCK GENERATOR
PARAMETER MEASUREMENT INFORMATION
Phase Noise Plot
Noise Power
SCOPE
LVPECL
Phase Noise Mask
Offset Frequency
-1.3V 0.165V
Jitter Area Under Masked Phase Noise Plot
3.3V OUTPUT LOAD TEST CIRCUIT
PHASE JITTER
PERIOD
Clock Outputs
100%
PERIOD
OUTPUT DUTY CYCLE/PULSE WIDTH/PERIOD
OUTPUT RISE/FALL TIME
843011CG
REV. JANUARY 2006
ICS843011C
FEMTOCLOCKSCRYSTAL-TO3.3V LVPECL CLOCK GENERATOR APPLICATION INFORMATION
POWER SUPPLY FILTERING TECHNIQUES
high speed analog circuitry, power supply pins vulnerable random noise. ICS843011C provides separate power supplies isolate high switching noise from outputs internal PLL. should individually connected power supply plane through vias, bypass capacitors should used each pin. achieve optimum jitter performance, power supply isolation required. Figure illustrates resistor along with .01F bypass capacitor should connected each VCCA pin.
3.3V .01F
.01F
FIGURE POWER SUPPLY FILTERING
CRYSTAL INPUT INTERFACE
ICS843011C been characterized with 18pF parallel resonant crystals. capacitor values, shown Figure below were determined using 26.5625MHz, 18pF parallel resonant crystal were chosen minimize error. optimum values slightly adjusted different board layouts.
XTAL_OUT 18pF Parallel Crystal XTAL_IN
Figure CRYSTAL INPUt INTERFACE
843011CG
REV. JANUARY 2006
ICS843011C
FEMTOCLOCKSCRYSTAL-TO3.3V LVPECL CLOCK GENERATOR
generating 106.25MHz output frequency. 27pF 33pF recommended frequency accuracy. different board layout, values slightly adjusted optimizing frequency accuracy.
APPLICATION SCHEMATIC
Figure shows schematic example ICS843011C. example LVEPCL termination shown this schematic. Additional LVPECL termination approaches shown LVPECL Termination Application Note. this example, parallel resonant 26.5625MHz crystal used
VCCA 10uF 0.1u XTAL_OUT VCCA XTAL_OUT XTAL_IN 843011C 0.1u 82.5 82.5
33pF
26.5625MHz 18pF
XTAL_IN
27pF
Optional Y-Termination
FIGURE ICS843011C SCHEMATIC EXAMPLE
BOARD LAYOUT EXAMPLE
Figure shows example ICS843011C P.C. board layout. crystal footprint shown this example allows installation either surface mount HC49S through-hole HC49 package. footprints other components this example listed Table There should least decoupling capacitor power pin. decoupling capacitors should located close possible power pins. layout assumes that board clean analog power ground plane.
TABLE FOOTPRINT TABLE
Reference Size 0402 0805 0603
0603 NOTE: Table lists component sizes shown this layout example.
FIGURE ICS843011 BOARD LAYOUT EXAMPLE
843011CG
REV. JANUARY 2006
ICS843011C
FEMTOCLOCKSCRYSTAL-TO3.3V LVPECL CLOCK GENERATOR POWER CONSIDERATIONS
This section provides information power dissipation junction temperature ICS843011C. Equations example calculations also provided. Power Dissipation. total power dissipation ICS843011C core power plus power dissipated load(s). following power dissipation 3.3V 3.465V, which gives worst case results. NOTE: Please refer Section details calculating power dissipated load.
Power (core)MAX VCC_MAX IEE_MAX 3.465V 68mA 235.6mW Power (outputs)MAX 30mW/Loaded Output pair
Total Power_MAX (3.465V, with outputs switching) 235.6mW 30mW 265.6mW
Junction Temperature. Junction temperature, temperature junction bond wire bond directly affects reliability device. maximum recommended junction temperature HiPerClockSdevices 125°C. equation follows: Pd_total Junction Temperature Junction-to-Ambient Thermal Resistance Pd_total Total Device Power Dissipation (example calculation section above) Ambient Temperature order calculate junction temperature, appropriate junction-to-ambient thermal resistance must used. Assuming moderate flow meter second multi-layer board, appropriate value 90.5°C/W Table below. Therefore, ambient temperature 85°C with outputs switching 85°C 0.266W 90.5°C/W 109.1°C. This well below limit 125°C. This calculation only example. will obviously vary depending number loaded outputs, supply voltage, flow, type board (single layer multi-layer).
TABLE THERMAL RESISTANCE 8-PIN TSSOP, FORCED CONVECTION
Velocity (Meters Second)
Multi-Layer PCB, JEDEC Standard Test Boards 101.7°C/W
90.5°C/W
89.8°C/W
843011CG
REV. JANUARY 2006
Calculations Equations. purpose this section derive power dissipated into load. LVPECL output driver circuit termination shown Figure
ICS843011C
FEMTOCLOCKSCRYSTAL-TO3.3V LVPECL CLOCK GENERATOR
VOUT
FIGURE LVPECL DRIVER CIRCUIT TERMINATION
calculate worst case power dissipation into load, following equations which assume load, termination voltage
logic high, VOUT
CCO_MAX
OH_MAX
CC_MAX
0.9V
OH_MAX
0.9V 1.7V
logic low, VOUT
CCO_MAX
OL_MAX
CC_MAX
OL_MAX
1.7V
Pd_H power dissipation when output drives high. Pd_L power dissipation when output drives low. Pd_H
OH_MAX
CC_MAX
2V))/R
CC_MAX
OH_MAX
[(2V
CC_MAX
OH_MAX
))/R
CC_MAX
OH_MAX
[(2V 0.9V)/50] 0.9V 19.8mW
Pd_L
OL_MAX
CC_MAX
2V))/R
CC_MAX
OL_MAX
[(2V
CC_MAX
OL_MAX
))/R
CC_MAX
OL_MAX
[(2V 1.7V)/50] 1.7V 10.2mW Total Power Dissipation output pair Pd_H Pd_L 30mW
843011CG
REV. JANUARY 2006
ICS843011C
FEMTOCLOCKSCRYSTAL-TO3.3V LVPECL CLOCK GENERATOR RELIABILITY INFORMATION
TABLE
JAVS. FLOW TABLE LEAD TSSOP
Velocity (Meters Second)
90.5°C/W
89.8°C/W
Multi-Layer PCB, JEDEC Standard Test Boards
101.7°C/W
TRANSISTOR COUNT
transistor count ICS843011C 2436
843011CG
REV. JANUARY 2006
ICS843011C
FEMTOCLOCKSCRYSTAL-TO3.3V LVPECL CLOCK GENERATOR
LEAD TSSOP
PACKAGE OUTLINE SUFFIX
TABLE PACKAGE DIMENSIONS
SYMBOL 0.45 -4.30 0.65 BASIC 0.75 0.10 -0.05 0.80 0.19 0.09 2.90 6.40 BASIC 4.50 Millimeters Minimum 1.20 0.15 1.05 0.30 0.20 3.10 Maximum
Reference Document: JEDEC Publication MO-153
843011CG
REV. JANUARY 2006
ICS843011C
FEMTOCLOCKSCRYSTAL-TO3.3V LVPECL CLOCK GENERATOR
Marking 3011C 3011C Package lead TSSOP lead TSSOP lead "Lead-Free" TSSOP lead "Lead-Free" TSSOP Shipping Packaging tube 2500 tape reel tube 2500 tape reel Temperature -40°C 85°C -40°C 85°C -40°C 85°C -40°C 85°C
TABLE ORDERING INFORMATION
Part/Order Number ICS843011CG ICS843011CGT ICS843011CGLF ICS843011CGLFT
NOTE: that ordered with suffix number Pb-Free configuration RoHS compliant.
aforementioned trademarks, HiPerClockS FemtoClocks trademarks Integrated Circuit Systems, Inc. subsidiaries United States and/or other countries. While information presented herein been checked both accuracy reliability, Integrated Circuit Systems, Incorporated (ICS) assumes responsibility either infringement patents other rights third parties, which would result from use. other circuits, patents, licenses implied. This product intended normal commercial industrial applications. other applications such those requiring ehigh reliability other extraordinary environmental requirements recommended without additional processing ICS. reserves right change circuitry specifications without notice. does authorize warrant product life support devices critical medical instruments. 843011CG
REV. JANUARY 2006

Other recent searches


REJ03D0562-0200 - REJ03D0562-0200   REJ03D0562-0200 Datasheet
PN4355 - PN4355   PN4355 Datasheet
KBPC15005 - KBPC15005   KBPC15005 Datasheet
MB1505 - MB1505   MB1505 Datasheet
KBPC1510 - KBPC1510   KBPC1510 Datasheet
MB1510 - MB1510   MB1510 Datasheet
ISL97653A - ISL97653A   ISL97653A Datasheet
DM74LS151 - DM74LS151   DM74LS151 Datasheet
DE10P3 - DE10P3   DE10P3 Datasheet
2SD1088 - 2SD1088   2SD1088 Datasheet

 

Privacy Policy | Disclaimer
© 2012 Datasheet Archive