| The Datasheet Archive - 100 Million Datasheets from 7500 Manufacturers. |
Integrated Camera Chip Sunplus Camera Solution SPCA561A
Top Searches for this datasheetSPCA561A Integrated Camera Chip Sunplus Camera Solution SPCA561A Version 0.2.0 trademark Sunplus. SUNPLUS TECHNOLOGY reserves right change this documentation without prior notice. Information provided SUNPLUS TECHNOLOGY believed accurate reliable. However, SUNPLUS TECHNOLOGY makes warranty errors which appear this document. Contact SUNPLUS TECHNOLOGY obtain latest version device specifications before placing your order. responsibility assumed SUNPLUS TECHNOLOGY infringement patent other rights third parties which result from use. reasonably expected result significant injury user, without express written approval Sunplus. addition, SUNPLUS products authorized critical components life support devices/ systems aviation devices/systems, where malfunction failure product PAGE Data Sheet SPCA561A General Description SPCA561A provides single chip solution camera application. includes format (352H 288V) CMOS sensor backend processor image processing, image compression data transaction units needed camera. compressed data transmitted side without external DRAM. addition, embedded controller hard-wired state machine. There need external microprocessors. Features Embedded 1/5-inch CMOS image sensor with 352Hx288V sensor array structure 7.8um 7.8um active pixel photodiode-type with primary color filters. Programmable sensor controls: window size, gain, frame rate reference. Provide real-time high-quality video formats SQVGA (160x120) with bit/sec bandwidth QCIF (176x144) with bit/sec bandwidth 14-16 QVGA (320x240) with bit/sec bandwidth 14-16 (352x288) with bit/sec bandwidth Video processing pixels concealment White balance measurement gain parameter control Exposure sharpness measurement Support Suspend mode Vendor Product device release number, maximum power consumption string descriptor index data selectable serial EEPROM (93C66) internal Volt power supply. pins PLCC package Block Diagram SENSOR CDSP COMPRESS MEMORY controller controller block receives timing signals from CMOS sensor generates synchronization signals needed inside SPCA561A, while CDSP block receives processes image data from sensor. image data then further compressed Compression block directly transmitted controller. detailed function each block described following subsections. Sunplus Technology Co., Ltd. Proprietary Confidential PAGE June 2001 Preliminary Version: 0.2.0 Other recent searchesWF893C0953CH - WF893C0953CH WF893C0953CH Datasheet UCC28050 - UCC28050 UCC28050 Datasheet UCC28051 - UCC28051 UCC28051 Datasheet UCC38050 - UCC38050 UCC38050 Datasheet UCC38051 - UCC38051 UCC38051 Datasheet REJ09B0176-0100Z - REJ09B0176-0100Z REJ09B0176-0100Z Datasheet MS1506 - MS1506 MS1506 Datasheet ML1XX20 - ML1XX20 ML1XX20 Datasheet IRFAG50 - IRFAG50 IRFAG50 Datasheet HER10x - HER10x HER10x Datasheet DM74ALS153 - DM74ALS153 DM74ALS153 Datasheet
Privacy Policy | Disclaimer |