µPD98405 155M AINTEGRATED CONTROLLER DESCRIPTION µPD984

The Datasheet Archive - 100 Million Datasheets from 7500 Manufacturers.

µPD98405 155M AINTEGRATED CONTROLLER DESCRIPTION µPD984

Datasheet Thumbnail

Top Searches for this datasheet

INTEGRATED CIRCUIT
µPD98405
155M AINTEGRATED CONTROLLER
DESCRIPTION
µPD98405 (NEASCOT-S20TM) high-performance chip that performs segmentation reassembly Acells. interface, SONET/SDH 155-Mbps framer, clock recovery circuit supports function hardware. µPD98405 conforms AForum functions AAL-5 sublayer, Alayer, sublayer.
FEATURES
Conforms AForum. Host interface supporting bus/generic bus. interface (5/3.3 32/64 bits, MHz): Conforms Specification Generic interface (5/3.3 bits, MHz)
AAL-5 sublayer, Alayer, sublayer functions Hardware support AAL-5 processing Software support non-AAL-5 traffic SONET STS-3c/SDH STM-1 155-Mbps framer function Clock recovery/clock synthesizer function Supports virtual channels (VCs) Sixteen traffic shapers transmission scheduling Hardware support CBR/VBR/ABR/UBR service Supports multi-cell burst transfer transmission reception counter function Supports emulation function Receive FIFO cells External devices connectable: UTOPIA Level-1 interface 0.35-µm CMOS process, +5-/3.3-V power supply interface +5-/3.3-V power supply interface +3.3 +3.3-V power supply
304-pin plastic
ORDERING INFORMATION
Part Number Package 304-pin plastic (0.5-mm fine pitch)
µPD98405GL-PMU
information this document subject change without notice. Before using this document, please confirm that this latest version.
devices/types available every country. Please check with local representative availability additional information.
Document S12689EJ2V0DS00 (2nd edition) Date Published April 1999 CP(K) Printed Japan
mark
shows major revised points.
1997, 1999
µPD98405
SYSTEM CONFIGURATION EXAMPLE
AInterface Card
Control memory
PD98405
Anetwork
Expansion EEPROM
Data Sheet S12689EJ2V0DS00
BLOCK DIAGRAM
UTOPIA interface
Receive data FIFO cells) Receive interface Receive controller Receive Ainterface FIFO cells) Receive framer
output block
interface Clock recovery Clock synthesizer
Host system
Sequencer Control memory interface Transmit controller Transmit interface Transmit data FIFO cells)
interface
Host command FIFO commands)
Control interface
Data Sheet S12689EJ2V0DS00
input block
Transmit Ainterface FIFO cells)
Transmit framer
block Transmit queue buffer cells)
Control memory
µPD98405
µPD98405
OUTLINE PINS
304-pin plastic (0.5-mm fine pitch)
JTAG device EEPROM
Expansion
PD98405GL-PMU
Control memory
Data Sheet S12689EJ2V0DS00
µPD98405
NAME
ABRT_B ACK64_B AD63-AD0 AGND ASEL_B ATTN_B AVDD3 BE3_B-BE0_B CA18-CA0 CBE3_B-CBE0_B CD31-CD0 COE_B CPAR3-CPAR0 CWE_B DEVSEL_B DR/W_B EMPTY_B/RCLAV ERR_B E2PCLK E2PCS E2PDI E2PDO FRAME_B FULL_B/TCLAV GNT_B HGND HVDD3 IDSEL INITD INTR_B IRDY_B JRST_B OE_B PAR3-PAR0 PAR64 PCI_MODE Abort Acknowledge 64-bit Transfer Address/Data Ground Analog Part Slave Address Select Attention +3.3 Power Supply Analog Part Byte Enable Control Memory Address Local Port Byte Enable Control Memory Data Clock Control Memory Output Enable Control Memory parity Control Memory Write Enable Device Select Read/Write Empty/Rx Cell Available Error Clock EEPROM EEPROM Chip Select Serial Data Input from EEPROM Serial Data Output EEPROM Cycle Frame Buffer full/Tx Cell Available Ground Digital Part Grant Ground High-Speed Part +3.3 Power Supply High-Speed Part Select Initialization Disable Interrupt Initiator Ready JTAG Test JTAG Test JTAG Test JTAG Test JTAG Test Output Enable Parity Party Parity bits Mode Rx7-Rx0 SCLK SEL_B SERR_B SIZE2-SIZE0 SR/W_B STOP_B TCLK TDOC TDOT TENBL_B TEST TFKC TFKT TRDY_B TSOC Tx7-Tx0 VDD3 VDD5 PERR_B PHCE_B PHINT_B PHOE_B PHRST_B PHR/W_B PHYALM RCLK RCIC RCIT RDIC RDIT PDY_B REFCLK RENBL_B REQ64_B REQ_B RGND ROMCS_B ROMOE_B RSOC RST_B RVDD3 Parity Error Chip Enable Interrupt Output Enable Reset Read/Write Physical Alarm Receive Clock Receive Clock Input Complement Receive Clock Input True Receive Data Input Complement Receive Data Input True Target Ready Reference Clock Receive Enable Request 64-bit Transfer Request Ground Receive Part Expansion Chip Select Expansion Output Enable Receive Start Cell Reset +3.3 Power Supply Receive Part Receive Data System Clock Signal Detect Slave Select System Error Burst Size Slave Read /Write Stop Transmit Clock Transmit Data Output Complement Transmit Data Output True Transmit Enable Test Mode Transmit Reference Clock Complement Transmit Reference Clock True Target Ready Transmit Start Cell Transmit Data +3.3 Power Supply Digital Part Power Supply Digital Part
ROMA15-ROMA0: Expansion Address ROMD7-ROMD0 Expansion Input Data
PCBE7_B-PCBE0_B: Command Byte Enables
Data Sheet S12689EJ2V0DS00
µPD98405
CONFIGURATION
304-pin plastic (0.5-mm fine pitch)
Generic Mode VDD3 AD24 BE3_B AD23 VDD5 AD22 AD21 AD20 AD19 VDD3 AD18 AD17 AD16 BE2_B VDD5 SEL_B ASEL_B RDY_B SR/W_B VDD3 ABRT_B ERR_B VDD5 BE1_B AD15 AD14 AD13 VDD3 Generic Mode AD12 AD11 AD10 VDD5 BE0_B VDD3 VDD5 OE_B DR/W_B VDD3 SIZE2 SIZE1 SIZE0 PAR3 VDD5 PAR2 PAR1 PAR0 VDD3 Generic Mode VDD3 VDD5 VDD3 VDD5 VDD3 VDD5 VDD3 Generic Mode
Mode VDD3 AD24 PCBE3_B IDSEL AD23 VDD5 AD22
Mode
Mode
Mode
AD12 AD11 AD10 VDD5 PCBE0_B VDD3 VDD5 ACK64_B REQ64_B VDD3 PCBE7_B PCBE6_B PCBE5_B PCBE4_B VDD5 AD63 AD62 AD61 VDD3 AD60 AD59 AD58
VDD3 AD57 AD56 VDD5 AD55 AD54 AD53 AD52 VDD3 AD51 AD50 AD49 AD48 VDD5 AD47 AD46 AD45 AD44 VDD3 AD43 AD42 AD41 AD40 VDD5 AD39 AD38 AD37 AD36 VDD3 AD35 AD34 AD33
AD32 PAR64
PCI_MODE PCI_MODE CD31 CD30 CD29 CD28 CD27 VDD3 CD26 CD25 CD24 CD23 CD22 CD21 CD20 CD19 CD18 CD17 VDD3 CD16 CD15 CD14 CD13 CD12 CD11 CD10 VDD3 CD31 CD30 CD29 CD28 CD27 VDD3 CD26 CD25 CD24 CD23 CD22 CD21 CD20 CD19 CD18 CD17 VDD3 CD16 CD15 CD14 CD13 CD12 CD11 CD10 VDD3
AD21 AD20 AD19 VDD3 AD18 AD17 AD16 PCBE2_B VDD5 FRAME_B IRDY_B TRDY_B DEVSEL_B VDD3 STOP_B PERR_B SERR_B VDD5 PCBE1_B AD15 AD14 AD13 VDD3
Data Sheet S12689EJ2V0DS00
µPD98405
Mode Generic Mode VDD3 CPAR3 CPAR2 CPAR1 CPAR0 CA18 CA17 CA16 CA15 CA14 CA13 Mode Generic Mode CBE3_B CBE2_B CBE1_B CBE0_B CWE_B COE_B INITD SCLK VDD3 Mode Generic Mode Rx1/TFKC Rx0/TFKT RCLK VDD3 RENBL_B RSOC EMPTY_B/ RCLAV/ RCIC FULL_B/ TCLAV/ RCIT TSOC TENBL_B TCLK VDD3 PHRST_B PHOE_B PHYALM/ PHR/W_B Mode Generic Mode PHCE_B REFCLK/ PHINT_B AVDD3 AGND TEST HGND TDOT TDOC HVDD3 HVDD3 RDIC RDIT HGND RVDD3 JRST_B RGND
VDD3 CPAR3 CPAR2 CPAR1 CPAR0 CA18 CA17 CA16 CA15 CA14 CA13
CBE3_B CBE2_B CBE1_B CBE0_B CWE_B COE_B INITD SCLK ROMA15 ROMA14 ROMA13 ROMA12 ROMA11 ROMA10 ROMA9 ROMA8 VDD3 ROMA7 ROMA6
ROMOE_B E2PDI E2PDO E2PCLK E2PCS Rx1/TFKC Rx0/TFKT RCLK VDD3 RENBL_B RSOC EMPTY_B/ RCLAV/ RCIC FULL_B/ TCLAV/ RCIT TSOC TENBL_B
PHCE_B REFCLK/ PHINT_B AVDD3 AGND TEST HGND TDOT TDOC HVDD3 HVDD3 RDIC RDIT HGND RVDD3 JRST_B RGND
CA12
CA12
ROMA5
VDD5
VDD5
VDD3 CA11 CA10 VDD3
VDD3 CA11 CA10 VDD3
ROMA4 ROMA3 ROMA2 ROMA1 ROMA0 ROMD7 ROMD6 ROMD5 ROMD4 ROMD3 ROMD2 ROMD1 ROMD0 ROMCS_B VDD3 VDD3
INTR_B RST_B GNT_B VDD3 REQ_B AD31 AD30 AD29 VDD5 AD28 AD27 AD26 AD25
INTR_B RST_B GNT_B VDD3 REQ_B AD31 AD30 AD29 VDD5 AD28 AD27 AD26 AD25
TCLK VDD3 PHRST_B PHOE_B PHYALM/ PHR/W_B
Remark Open pins which function allocated (pins marked Generic Mode column above table) Generic mode. (IDSEL) low/high level.
Data Sheet S12689EJ2V0DS00
µPD98405
CONTENTS
FUNCTIONS Layer Device Interface Signal
1.1.1 UTOPIA interface 1.1.2 device control interface (external mode, register 1.2.1 Generic interface signals (PCI_MODE pin: level). 1.2.2 interface signal (PCI_MODE pin: high level).
Interface Signals
Control Memory Interface Signals Interface Signals (internal mode, register JTAG Boundary Scan Signals Other Signals Power Ground. Status during after Reset
ELECTRICAL SPECIFICATIONS PACKAGE DRAWING RECOMMENDED SOLDERING CONDITIONS
Data Sheet S12689EJ2V0DS00
µPD98405
FUNCTIONS
package µPD98405 pins. details each pin, refer µPD98405 User's Manual (S12250E).
Layer Device Interface Signal
Layer device interfaces include UTOPIA interface which µPD98405 exchanges Acells with device, control interface that used control device. µPD98405 supports types layer device interfaces: UTOPIA octet cell level. These modes selected setting register. layer device interface signals external layer device. When using internal layer, open pins except common pins. Even when internal layer used, external receive FIFO connected µPD98405 UTOPIA interface. 1.1.1 UTOPIA interface (1/2)
Name Rx7-Rx0 (Rx1 Rx0: Shared with TFKC TFKT) 235-242 Level Function Receive data bus. These pins constitute 8-bit input that inputs receive data from network µPD98405 from layer device byte format. µPD98405 reads data this synchronization with rising edge RCLK. through internally pulled down. Open pins this when they used. Pull when used, pull down when used. Receive cell start position. This signal input from layer device synchronization with first byte cell data. high while first byte header input through Rx0. This signal internally pulled down. Receive enable. This signal informs layer device that µPD98405 ready receive data next clock cycle.
RSOC
RENBL_B
Data Sheet S12689EJ2V0DS00
µPD98405
(2/2)
Name EMPTY_B/ RCLAV (shared with RCIC) Level Function layer buffer empty/receive cell available. This signal informs µPD98405 that receive FIFO cell data transferred that device cannot supply receive data. This signal functions EMPTY_B when UTOPIA interface octet level handshake mode, indicate that data through invalid current clock cycle. cell level handshake mode, functions RCLAV, informing µPD98405 that more cells supplied after transfer current cell completed. Pull down this when used. Receive clock. This clock used synchronization when µPD98405 transfers cell data from layer device reception side. system clock input SCLK output from this immediately after µPD98405 been reset. Transmit data bus. These pins form 8-bit output that outputs data transmitted network, layer device byte format. µPD98405 outputs data synchronization with rising edge TCLK. Transmit cell start position. This signal output synchronization with first byte transmit cell data. Transmit enable. This signal informs layer device that data been output through current clock cycle. layer buffer full/transmit cell available. FULL_B signal informs µPD98405 that input buffer device full that device receive more data. When UTOPIA interface octet level handshake mode, device inputs inactive level this signal device receive cell data. cell level handshake mode, this signal functions TCLAV, informing µPD98405 that device receive next single cell after transfer current cell completed. Pull this when used. Transmit clock. This clock used synchronization when µPD98405 transfers cell data from layer device transmission side. system clock input SCLK output this clock
RCLK
Tx7-Tx0
255-258, 260-263
TSOC
TENBL_B
FULL_B/ TCLAV (shared with RCIT)
TCLK
Data Sheet S12689EJ2V0DS00
µPD98405
1.1.2 device control interface (external mode, register
Name PHR/W_B (shared with PHYALM) Level Function read/write. µPD98405 indicates layer device control direction using this pin. Read Write layer output enable. µPD98405 enables output layer device making this signal low. layer chip enable. µPD98405 makes this signal when accesses layer device. layer interrupt. This inputs interrupt signal µPD98405 from layer device. layer device informs µPD98405 that interrupt source inputting level this pin. Pull this when used. layer reset. This signal used reset layer device. µPD98405 keeps this duration clock cycles when level input RST_B when software reset executed.
PHOE_B
PHCE_B (shared with PHINT_B (shared with REFCLK)
PHRST_B
Caution PHCE_B/SD pins multiplexed pins their functions differ depending whether internal mode external mode selected using register). Because PHCE_B/SD pins change mode between input output depending selected mode, sure correctly register.
Data Sheet S12689EJ2V0DS00
µPD98405
Interface Signals
µPD98405 supports interface generic interface. Whether interface generic interface supported selected PCI_MODE signal. interface directly connected bus. generic interface connected general with circuits. 1.2.1 Generic interface signals (PCI_MODE pin: level) (1/3)
Name AD31-AD0 295-297, 300-303, 9-12, 15-17, 34-36, 39-42, 51-54, 57-58 3-state Level Function Address/data. These pins constitute 32-bit address/data bus. They input/output pins multiplexing address data bus. address transferred first input/output clock. From second clock onward, data transferred. When µPD98405 accessing bus, goes into high-impedance state.
BE3_B BE2_B BE1_B BE0_B
3-state
Byte enable. These pins determine byte that becomes valid master cycle µPD98405. BE3_B corresponds AD31 through AD24, BE0_B corresponds through AD0. BE3_B through BE0_B into high-impedance state when µPD98405 accessing when accessing slave. parity. These pins indicate parity AD31 through AD0. parity check mode register. Whether parity enabled disabled, whether parity even parity used, whether word parity byte parity used specified. When byte parity used, PAR3 indicates parity AD31 through AD24, PAR0 indicates parity through AD0. case word parity, PAR2 through PAR0 function, PAR3 serves input/output pin. These pins function output pins when address output when data written, input pins when data read. When µPD98405 accessing bus, PAR3 through PAR0 into high-impedance state. Pull these pins when they used.
PAR3 PAR2 PAR1 PAR0
3-state
OE_B
Output enable. When this low, µPD98405 allows AD31 through PAR3 through PAR0 operate normally three-state pins. These pins into high-impedance state while high level input this pin. this level system where above pins have forcibly into highimpedance state.
Data Sheet S12689EJ2V0DS00
µPD98405
(2/3) Name SIZE2 SIZE1 SIZE0 Level Function Burst size. These pins indicate size current transfer. They used interface with (such bus) that requires explicit burst size.
SIZE2 Others
SIZE1
SIZE0
Function 1-word transfer 2-word burst 4-word burst 8-word burst 16-word burst 12-word burst Undefined
DR/W_B
read/write. This indicates direction access. Read access Write access Attention (DMA request). µPD98405 makes ATTN_B signal when execute operation. ATTN_B signal becomes inactive synchronization with rising edge when only more word data transferred means DMA. enable. GNT_B signal goes when arbiter grants µPD98405 mastership response request from µPD98405. When µPD98405 detects that GNT_B signal gone low, starts operation, assuming that mastership been granted. Target device ready. This signal informs µPD98405 cycle that target device ready input/output. µPD98405 makes RDY_B signal valid data exists AD31 through when executes read operation. When executing write operation, µPD98405 makes ATTN_B signal target device ready reception. timing which µPD98405 samples RDY_B ABRT_B signals bring forward clock depending setting internal register (GMR register).
ATTN_B
GNT_B
RDY_B
Data Sheet S12689EJ2V0DS00
µPD98405
(3/3) Name ABRT_B Level Function Abort. This signal used abort data transfer cycle. this signal goes middle data transfer cycle, that cycle aborted, µPD98405 resumes burst starting from aborted data. While level input ABRT_B, RDY_B signal does function. user bring forward timing which µPD98405 samples RDY_B ABRT_B signals clock (early mode) using internal register (GMR register). Pull this when used. System error. error detected system bus, device that manages uses this stop operation µPD98405. When level input this pin, µPD98405 stops operations, sets system error (bit register (when masked), generates interrupt. Pull this when used. Slave read/write. This signal determines direction slave access. Read access Write access Slave select. This signal asserted active (low) when slave access selected µPD98405. Make sure that SEL_B signal goes same time after ASEL_B signal gone low. addition, insert inactive period system clocks more after SEL_B signal become inactive before becomes active next time. Slave address select. ASEL_B signal selects direct address register µPD98405. When level input ASEL_B, µPD98405 samples first rising edge CLK. Clock. This system clock input pin. clock input. Reset. RST_B signal initializes µPD98405 starting). After reset, µPD98405 start normal operation. When level input RST_B, internal state machine registers µPD98405 reset, three-state signals into high-impedance state. Reset input asynchronous. input during operation, operation status that time lost. Keep RST_B least duration clock cycle. Interrupt output. Pull this signal because open-drain signal. This signal informs that unmasked interrupt interrupt register been set.
ERR_B
SR/W_B
SEL_B
ASEL_B
RST_B
INTR_B
N-ch open-drain
Data Sheet S12689EJ2V0DS00
µPD98405
1.2.2 interface signal (PCI_MODE pin: high level) µPD98405 32-/64-bit interface. This interface directly connected bus. addition, µPD98405 also serial EEPROM interface expansion interface. interface signals (1/2)
Name AD31-AD0 295-297, 300-303, 9-12, 15-17, 34-36, 39-42, 51-54, 57-58 3-state Level Function Address/data. AD31 through constitute 32-bit multiplexed address/data bus. When µPD98405 operates master, drives address first clock transfers data second clock onward.
PCBE3_B PCBE2_B PCBE1_B PCBE0_B
3-state
command/byte enable. These signals define "bus command" (bus transaction that occurs) address phase. data phase, they indicate which byte lane holds valid data. PCBE3_B corresponds byte (bits through 24), PCBE0_B corresponds byte (bits through Parity. This signal indicates even parity AD31 through PCBE3_B through PCBE0_B pins, including signal. When µPD98405 operating master, signal becomes active address write data phases. When µPD98405 operating target, this signal becomes active read data phase. Frame. This signal indicates start period transaction. When this signal asserted active, indicates start transaction. While active, data transferred. deasserted inactive when next data transfer phase will transfer last data transaction. Target ready. This signal goes when target device ready complete transaction current data. This signal used combination with IRDY_B, read/write data transfer executed when both IRDY_B TRDY_B signals low. Initiator ready. This signal goes when initiator ready complete transaction current data. This signal used combination with TRDY_B, read/write data transfer executed when both IRDY_B TRDY_B low. FRAME_B IRDY_B both inactive, cycle executed. wait cycle inserted until both IRDY_B TRDY_B asserted active.
3-state
FRAME_B
Sustained 3-state
TRDY_B
Sustained 3-state
IRDY_B
Sustained 3-state
Data Sheet S12689EJ2V0DS00
µPD98405
(2/2)
Name STOP_B Sustained 3-state Sustained 3-state Level Function Stop. This signal goes when target device requests master device stop current transaction. Device select. When µPD98405 operating target, makes this signal after FRAME_B signal been asserted active µPD98405 recognized address. When µPD98405 operating master, samples this signal check target device been selected. Initialization device select. This signal high when configuration register µPD98405 read written. Request. µPD98405 makes this signal request arbiter mastership. Grant. This signal goes when arbiter grants µPD98405 mastership. Parity error. This signal indicates that µPD98405 detected data parity error. enabled when "Parity Error Response" configuration register "1". System error. This signal indicates that µPD98405 detected address parity error. enabled when both "Parity Error Response" "System Error Enable" bits configuration register "1". Interrupt output. Pull this signal because open-drain signal. INTR_B informs that unmasked interrupt interrupt register been set. Clock. This system clock input pin. clock input. Reset. This signal initializes µPD98405 starting, etc.). When level input RST_B, internal state machine registers µPD98405 reset, three-state signals into high-impedance state. reset input asynchronous. When this signal input during operation, operating status that time lost. Keep RST_B least duration clock cycle. After reset, access µPD98405 duration least clocks.
DEVSEL_B
IDSEL
REQ_B
Note
GNT_B
PERR_B
Sustained 3-state
SERR_B
N-ch open-drain
INTR_B
N-ch open-drain
RST_B
Note According "PCI Local Specification Revision 2.1", REQ_B should into high-impedance state while level input RST_B pin. REQ_B µPD98405, however, outputs high level.
Data Sheet S12689EJ2V0DS00
µPD98405
64-bit expansion interface signals Open AD63 through AD32, PCBE7_B through PCBE4_B, PAR64 when using 32-bit interface.
Name AD63-AD32 69-71, 73-75, 82-85, 88-91, 94-97, 100-103, 106-109, 112-115 3-state Level Function Address/data. AD63 through AD32 constitutes 32-bit multiplexed address/data that extends bits. This address/data transfers high-order bits 64-bit address address phase. outputs high-order bits 64-bit data data phase when both REQ64_B ACK64_B asserted.
PCBE7_B PCBE6_B PCBE5_B PCBE4_B
3-state
command/byte enable. These signals define "bus command" (bus transaction that occurs) address phase. data phase, they indicate which byte lane holds valid data. PCBE7_B corresponds AD63 through AD56, PCBE4_B corresponds AD39 through AD32. Parity This signal indicates even parity AD63 through AD32 PCBE7_B through PCBE4_B pins, including PAR64 signal. When µPD98405 operating master, signal becomes active address write data phases. When µPD98405 operating target, becomes active read data phase. Request This signal indicates start period 64-bit transaction. When µPD98405 operating master, asserts REQ64_B active request 64-bit data transfer. REQ64_B same FRAME_B timing. Acknowledge When µPD98405 operating target, makes this signal after REQ64_B signal been asserted active µPD98405 recognized address. When µPD98405 operating master, samples this signal check whether target device acknowledged 64-bit transfer. ACK64_B same DEVSEL_B timing.
PAR64
3-state
REQ64_B
3-state
ACK64_B
Sustained 3-state
Data Sheet S12689EJ2V0DS00
µPD98405
Serial EEPROM interface signals µPD98405 serial EEPROM interface supporting MICROWIREinterface. Through this serial EEPROM interface, contents configuration register loaded from EEPROM connected. Remark recommended that National Semiconductor's "NM93C46" connected EEPROM.
Name E2PCS Level Function EEPROM chip select. This chip select signal EEPROM. EEPROM data input. This signal connected data output EEPROM. This signal internally pulled down. E2PDO EEPROM data output. This signal connected data input EEPROM. EEPROM clock. This supplies clock necessary transferring data with EEPROM. divides clock input output.
E2PDI
E2PCLK
Expansion interface signals. µPD98405 expansion interface option.
Name ROMA15ROMA0 200-207, 209-213, 215-217 218-225 Level Function address. These address signals access expansion ROM.
ROMD7ROMD0
data. These expansion data signals internally pulled down. select. This chip select signal expansion ROM. output enable. This signal enables output buffer expansion during read operation.
ROMCS_B
ROMOE_B
Data Sheet S12689EJ2V0DS00
µPD98405
Control Memory Interface Signals
control memory interface used µPD98405 access external control memory external layer device. This interface consists 19-bit address bus, 32-bit data bus. control memory host system accessed only through this interface.
Name CD31-CD0 119-123, 126-130, 132-136, 139-144, 146-150, 155-159, 162-165 3-state Level Function Control memory data. These three-state pins constitute 32-bit data that used transfer data from control memory layer device. These signals internally pulled down.
CPAR3CPAR0
Control memory parity. These signals indicate parity CD31 through every bits. read cycle, µPD98405 checks parity (when enabled). write cycle, outputs parity. These signals internally pulled down. Control memory address. These signals constitute 19-bit address that outputs address control memory layer device during read/write operation. Control memory write enable. This signal indicates direction which control memory accessed. Read access Write access Control memory output enable. This signal enables disables data output control memory. Local port byte enable. These signals indicate byte control port read written. Initialization disable. This signal used disable automatic initialization control memory during chip test. Directly connect INITD during normal operation other than test.
CA18-CA0
166, 168-173, 176-181, 183-188
CWE_B
COE_B
CBE3_BCBE0_B
191-194
INITD
Data Sheet S12689EJ2V0DS00
µPD98405
Interface Signals (internal mode, register
interface used connect module such optical transceiver/receiver.
Name RDIT Level P-ECL True P-ECL complement P-ECL True Function Receive serial data input. Pull this when used. Receive serial data input. Pull down this when used.
RDIC
RCIT (shared with FULL_B)
Receive serial clock input. This used when external clock recovery/synthesizer connected (PLL register Pull this when used. Receive serial clock input. This used when external clock recovery/synthesizer connected (PLL register Pull down this when used. Reference clock. This inputs system clock (19.44 MHz) internal clock recovery/synthesizer. Pull this when used. Transmit serial data output.
RCIC (shared with EMPTY_B)
P-ECL complement
REFCLK (shared with PHINT_B)
TDOT
P-ECL True P-ECL complement P-ECL True
TDOC
Transmit serial data output.
TFKT (shared with Rx0)
Transmit serial clock input. This used when external clock recovery/synthesizer connected (PLL register Pull this when used. Transmit serial clock input. This used when external clock recovery/synthesizer connected (PLL register Pull down this when used. layer alarm detection signal. This signal asserted active (high) when internally monitored error statuses (CMDARM, LOS, OOF, LOF, LOP, OCD, LCD, Line AIS, Path AIS, Line RDI, Path RDI) detected. error status reported selected using internal AMR1 AMR2 registers. more error statuses selected. Signal detect. This inputs signal detect signal (when detected, etc.) device. When level input this pin, µPD98405 assumes detection. Pull this when used.
TFKC (shared with Rx1)
P-ECL complement
PHYALM (shared with PHR/W_B)
(shared with PHCE_B)
Data Sheet S12689EJ2V0DS00
µPD98405
JTAG Boundary Scan Signals
Remark This function supported upon request. These signals conform IEEE1149.1 JTAG Boundary-Scan Standard.
Name Level Function Boundary scan data input. Connect this ground when used. Boundary scan data output. Open this when used. Boundary scan mode select. Connect this ground when used. Boundary scan clock input. Connect this ground when used. Boundary scan reset. Connect this ground when used.
3-state
JRST_B
Other Signals
Name SCLK Level Function system clock. This supplies clock block operation. maximum clock frequency MHz. PCI/generic mode. This selects generic mode. Generic mode mode Internal test pin. Open this pin. When high level input this pin, test mode selected. This signal internally pulled down. test mode used internal testing cannot used user.
PCI_MODE
TEST
Data Sheet S12689EJ2V0DS00
µPD98405
Power Ground
Name VDD5 105, 287, Function +5-V power (digital block). Supply these pins when using interface mode. 3.3-V mode, supply +3.3 +3.3-V power (digital block). These pins supply +3.3 chip.
VDD3
111, 125, 138, 151, 154, 175, 190, 208, 227, 245, 254,
AVDD3
+3.3-V power (analog block). Supply power with high quality this inserting filter between AVDD3 GND. +3.3-V power (high-speed block). Supply power with high quality this inserting filter between HVDD3 HGND. +3.3-V power (receive block). Supply power with high quality this inserting filter between RGND this pin. Ground (digital block). These pins ground chip.
HVDD3
275,
RVDD3
104, 110, 117, 124, 131, 137, 145, 152, 153, 160, 167, 174, 182, 189, 199, 214, 228, 229, 243, 252, 259, 292, 298, 272,
AGND HGND RGND
Ground (analog block) Ground (high-speed block) Ground (receive block)
Data Sheet S12689EJ2V0DS00
µPD98405
Status during after Reset
(1/2)
Name RENBL_B RCLK Tx7-Tx0 TSOC TENBL_B TCLK PHR/W_B (external PHY)/PHYALM (internal PHY) PHOE_B PHCE_B (external PHY)/SD (internal PHY) AD31-AD0 PCBE3_B-PCBE0_B (PCI)/BE3_B-BE0_B (Generic) FRAME_B TRDY_B IRDY_B STOP_B DEVSEL_B REQ_B (PCI)/ATTN_B (Generic) PERR_B SERR_B INTR_B AD63-AD61 (PCI)/PAR2-PAR0 (Generic) AD60-AD56 (PCI)/(Generic) AD55-AD32 (PCI)/(Generic) PCBE7_B-PCBE5_B (PCI)/SIZE2-SIZE0 (Generic) PCBE4_B (PCI)/PAR3 (Generic) PAR64 REQ64_B(PCI)/DR/W_B (Generic) E2PCS E2PDO E2PCLK ROMA15-ROMA0 ROMCS_B ROMOE_B CD31-CD0 CPAR3-CPAR0 CA18-CA0 During Reset output output Hi-Z (input) Hi-Z (input) Hi-Z (input) Hi-Z (input) Hi-Z (input) Hi-Z (input) Hi-Z (input) Hi-Z (input) Hi-Z (input) Hi-Z (input) Hi-Z Hi-Z Hi-Z (input) Hi-Z (input)/Hi-Z (output) Hi-Z (input)/0 Hi-Z (input)/0 Hi-Z (input) Hi-Z (input) Hi-Z/1 After Reset output output Hi-Z (input) Hi-Z (input) Hi-Z (input) Hi-Z (input) Hi-Z (input) Hi-Z (input) Hi-Z (input) Hi-Z (input) Hi-Z (input) Hi-Z (input) Hi-Z Hi-Z Hi-Z (input) Hi-Z (input)/Hi-Z (output) Hi-Z (input)/0 Hi-Z (input)/0 Hi-Z (input) Hi-Z (input) Hi-Z/1
Data Sheet S12689EJ2V0DS00
µPD98405
(2/2)
Name CWE_B COE_B TDOT TDOC During Reset Undefined Undefined Hi-Z After Reset Undefined Undefined Hi-Z
Remark internal mode (PHM register after reset.
Data Sheet S12689EJ2V0DS00
µPD98405
ELECTRICAL SPECIFICATIONS
indicates changes from Preliminary Data Sheet (document number: S12689E, edition). Absolute Maximum Ratings
Parameter Supply voltage Symbol VDD5 Input/output voltage
Note
Condition
Rating -0.5 +4.6 -0.5 +6.5
Unit
VI/VO
Normal P-ECL
Note
-0.5 +6.6 -0.5 +6.6 -0.5 +4.6 +150
Ambient operating frequency Storage temperature
Tstg
Notes VDD5: Clamping diode-dedicated power supply supplying clamping diode, device protected from 11-V reflection wave. Caution parameters exceeds absolute maximum ratings, even momentarily, quality product impaired. absolute maximum ratings values that physically damage product(s). sure product(s) within ratings. Recommended Operating Conditions
Parameter Supply voltage Symbol VDD5 VDD5 Ambient operating temperature High-level input voltage
Note
Condition
MIN. +3.0
TYP. +3.3 +3.3 +5.00
MAX. +3.6 +3.6 +5.25 +5.5
Unit
+3.3
+3.0 +4.75
Note
VIH1 Input pins other than P-ECL +5-V +3.3-V P-ECL Input pins other than P-ECL +5-V +3.3-V P-ECL
+2.0
VIH2 VIH3 VIH4 Low-level input voltage VIL1
+2.0 1.49
VDD5 0.40 +0.8
VIL2 VIL3 VIL4
-0.5 -0.5 2.82
+0.8 1.50
Note VDD5: Clamping diode-dedicated power supply
Data Sheet S12689EJ2V0DS00
µPD98405
Characteristics +70°C, +3.3
Parameter High-level output voltage Symbol VOH1 VOH2 VOH3 VOH4 Condition -3.0
Note
MIN. +2.4
TYP.
MAX.
Unit
-500 -2.0
Note
(+3.3 PCI) PCI)
0.88 +2.4 1.140 0.690 0.144
Note
(P-ECL)
Note
Low-level output voltage
VOL1 VOL2 VOL3 VOL4 VOL5
1500
Note
(+3.3 PCI)
+0.4 +0.55 +0.55 2.175 1.755
Note
PCI) PCI)
Note
(P-ECL) fCLK MHz, normal operation
Supply current Input leakage current (normal input) Input leakage current
Note
Notes VOH1 VOL1 applied following pins (output pins other than PCI): CD31-CD0, CPAR3-CPAR0, CA18-CA0, CBE3_B-CBE0_B, CWE_B, COE_B, JDO, RCLK, RENBL_B, TSOC, TENBL_B, TCLK, Tx7-Tx0, PHCE_B, PHOE_B, PHRW_B, E2PCS, E2PDO, E2PCLK VOH2, VOH3, VOL2 applied following pins (PCI output pins): AD63-AD0, PCBE7_B-PCBE0_B, PAR, PAR64, REQ_B, INTR_B, FRAME_B, REQ64_B, TRDY_B, IRDY_B, DEVSEL_B, STOP_B, SERR_B, PERR_B VOL3 applied following pins (with +5-V PCI): AD31-AD0, PCBE3_B-PCBE0_B, PAR, REQ_B, INTR_B VOL4 applied following pins (with +5-V PCI): FRAME_B, TRDY_B, IRDY_B, DEVSEL_B, STOP_B, SERR_B, PERR_B, AD64-AD32, PCBE7_BPCBE4_B, ACK64_B, REQ64_B, PAR64 applied following pins: E2PDI, ROMD7-ROMD0, FULL_B, EMPTY_B, RSOC, Rx7-Rx0, CPAR3-CPAR0, CD31-CD0, PCI_MODE
Data Sheet S12689EJ2V0DS00
µPD98405
Capacitance +25°C,
Parameter Input capacitance input capacitance IDSEL input capacitance Output capacitance capacitance Symbol CCLK CIDSEL COUT CI/O Condition MIN. TYP. MAX. Unit
Internal pull-down resistor +70°C, +3.3
Parameter Internal pull-down resistance Symbol Condition E2PDI, ROMD7-ROMD0, RSOC, Rx7-Rx2, CPAR3CPAR0, CD31-CD0, PCI_MODE MIN. 21.8 TYP. 37.1 MAX. 83.1 Unit
Data Sheet S12689EJ2V0DS00
µPD98405
Characteristics +70°C, +3.3 output load: input (BUS interface clock pin)
Parameter cycle time high-level width low-level width slew rate Symbol tCYCLK tCLKH tCLKL slewCLK Condition MIN. TYP. MAX. Unit V/ns
(MIN.) tCLKH tCYCLK tCLKL (MAX.)
SCLK input (internal system clock SCLK pin)
Parameter SCLK cycle time SCLK high-level width SCLK low-level width SCLK slew rate Symbol tCYSCLK tSCLKH tSCLKL slewSCLK Condition MIN. TYP. MAX. Unit V/ns
(MIN.) SCLK tSCLKH tCYSCLK tSCLKL (MAX.)
input
Parameter low-level width slew rate Symbol tRSTL slewRST Condition MIN. tCYCLK TYP. MAX. Unit V/ns
Data Sheet S12689EJ2V0DS00
µPD98405
[MEMO]
Data Sheet S12689EJ2V0DS00
µPD98405
Interface
master read
Parameter FRAME_B, REQ64_B valid time FRAME_B, REQ64_B float time (Address) valid time (Address) float time (Data) setup time (Data) hold time PCBE_B valid time PCBE_B float time IRDY_B valid time IRDY_B float time TRDY_B setup time TRDY_B hold time DEVSEL_B, ACK64_B setup time DEVSEL_B, ACK64_B hold time STOP_B setup time STOP_B hold time valid time float time setup time hold time PERR_B valid time PERR_B float time Symbol tDFRAME Condition MIN. TYP. MAX. Unit
tDFRAMEF
tDADDR tDADDRF tSDATA tHDATA tDPCBE tDPCBEF tDIRDY tDIRDYF tSTRDY tHTRDY tSDEVSEL tHDEVSEL tSSTOP tHSTOP tDPAR tDPARF tSPAR tHPAR tDPERR tDPERRF
Data Sheet S12689EJ2V0DS00
µPD98405
master read
tDFRAMEF FRAME_B REQ64_B tDFRAME tDADDRF
tDADDR AD31-AD0
tSDATA (Data) tSDATA
tHDATA
(Address)
tHDATA (Data)
AD63-AD32 tDPCBE PCBE3_BPCBE0_B tDPCBE PCBE7_BPCBE4_B tDIRDY IRDY_B tSTRDY TRDY_B tSDEVSEL tDPARF (Output)
tDPCBEF
tDPCBEF
tDIRDYF
tHTRDY
tHDEVSEL
DEVSEL_B ACK64_B tDPAR PAR64
tSPAR (Input)
tHPAR
tDPERR PERR_B
tDPERRF
tHSTOP STOP_B tSSTOP
Data Sheet S12689EJ2V0DS00
µPD98405
master write
Parameter FRAME_B, REQ64_B valid time FRAME_B, REQ64_B float time (Address) valid time Data valid time Data float time PCBE_B valid time PCBE_B float time IRDY_B valid time IRDY_B float time TRDY_B setup time TRDY_B hold time STOP_B setup time STOP_B hold time DEVSEL_B, ACK64_B setup time DEVSEL_B, ACK64_B hold time valid time float time PERR_B setup time PERR_B hold time Symbol tDFRAME Condition MIN. TYP. MAX. Unit
tDFRAMEF
tDADDR tDDATA tDDATAF tDPCBE tDPCBEF tDIRDY tDIRDYF tSTRDY tHTRDY tSSTOP tHSTOP tSDEVSEL tHDEVSEL tDPAR tDPARF tSPERR tHPERR
Data Sheet S12689EJ2V0DS00
µPD98405
master write
tDFRAMF FRAME_B REQ64_B tDFRAME tDADDR AD31-AD0 (Address) tDDATA (Data) tDDATAF AD63-AD32 tDPCBE PCBE3_BPCBE0_B tDPCBE PCBE7_BPCBE4_B tDIRDY IRDY_B tSTRDY TRDY_B tSDEVSEL tDPAR PAR64 (Output) (Output) tSPERR PERR_B tHPERR tHDEVSEL tHTRDY tDIRDYF tDPCBEF (Data) tDPCBEF tDDATAF
DEVSEL_B ACK64_B
tDPARF
tHSTOP STOP_B tSSTOP
Data Sheet S12689EJ2V0DS00
µPD98405
Target read
Parameter FRAME_B setup time FRAME_B hold time (Address) setup time (Address) hold time (Data) valid time (Data) float time PCBE_B setup time PCBE_B hold time IRDY_B setup time IRDY_B hold time TRDY_B valid time TRDY_B float time STOP_B valid time STOP_B float time DEVSEL_B valid time DEVSEL_B float time setup time hold time valid time float time PERR_B setup time PERR_B hold time Symbol tSFRAME tHFRAME tSADDR tHADDR tDDATA tDDATAF tSPCBE tHPCBE tSIRDY tHIRDY tDTRDY tDTRDYF tDSTOP tDSTOPF tDDEVSEL tDDEVSELF tSPAR tHPAR tDPAR tDPARF tSPERR tHPERR Condition MIN. TYP. MAX. Unit
Data Sheet S12689EJ2V0DS00
µPD98405
Target read
tSFRAME FRAME_B tSADDR AD31-AD0 tSPCBE PCBE3_BPCBE0_B tSIRDY IRDY_B tDTRDYF tDTRDY TRDY_B tDDEVSELF tDDEVSEL DEVSEL_B tSPAR
(Input)
(Address)
tHFRAME
tHADDR
tDDATA
tDDATAF (Data)
tHPCBE
tHIRDY
tHPAR
tDPAR
tDPARF (Output) tHPERR
PERR_B
tSPERR
tDSTOPF STOP_B tDSTOP
Data Sheet S12689EJ2V0DS00
µPD98405
Target write
Parameter FRAME_B setup time FRAME_B hold time (Address) setup time (Address) hold time (Data) setup time (Data) hold time PCBE_B setup time PCBE_B hold time IRDY_B setup time IRDY_B hold time TRDY_B valid time TRDY_B float time STOP_B valid time STOP_B float time DEVSEL_B valid time DEVSEL_B float time setup time hold time PERR_B valid time PERR_B float time Symbol tSFRAME tHFRAME tSADDR tHADDR tSDATA tHDATA tSPCBE tHPCBE tSIRDY tHIRDY tDTRDY tDTRDYF tDSTOP tDSTOPF tDDEVSEL tDDEVSELF tSPAR tHPAR tDPERR tDPERRF Condition MIN. TYP. MAX. Unit
Data Sheet S12689EJ2V0DS00
µPD98405
Target write
tSFRAME FRAME_B tHADDR tSADDR AD31-AD0 tSPCBE PCBE3_BPCBE0_B tSIRDY IRDY_B tDTRDYF tDTRDY TRDY_B tDDEVSELF tDDEVSEL DEVSEL_B tSPAR
(Input)
(Address)
tHFRAME tSDATA tHDATA (Data) tHPCBE
tHIRDY
tHPAR (Input) tDPERRF tDPERR
PERR_B
tDSTOPF STOP_B tDSTOP
Data Sheet S12689EJ2V0DS00
µPD98405
arbitration
Parameter REQ_B valid time GNT_B setup time GNT_B hold time Symbol tDREQ tSGNT tHGNT Condition MIN. TYP. MAX. Unit
arbitration
tDREQ REQ_B tSGNT GNT_B tHGNT
Data Sheet S12689EJ2V0DS00
µPD98405
Configuration read
Parameter FRAME_B setup time FRAME_B hold time (Address) setup time (Address) hold time (Data) valid time (Data) float time PCBE_B setup time PCBE_B hold time IDSEL setup time IDSEL hold time IRDY_B setup time IRDY_B hold time TRDY_B valid time TRDY_B float time DEVSEL_B valid time DEVSEL_B float time valid time float time setup time hold time PERR_B setup time PERR_B hold time Symbol tSFRAME tHFRAME tSADDR tHADDR tDDATA tDDATAF tSPCBE tHPCBE tSIDSEL tHIDSEL tSIRDY tHIRDY tDTRDY tDTRDYF tDDEVSEL tDDEVSELF tDPAR tDPARF tSPAR tHPAR tSPERR tHPERR Condition MIN. TYP. MAX. Unit
Data Sheet S12689EJ2V0DS00
µPD98405
Configuration read
tHFRAME tSFRAME FRAME_B tSADDR AD31-AD0 tSPCBE PCBE3_BPCBE0_B tSIDSEL IDSEL tHIRDY tHIDSEL
(Address)
tHADDR
tDDATA
tDDATAF (Data)
tHPCBE
tSIRDY IRDY_B
tDTRDYF tDTRDY TRDY_B tDDEVSELF tDDEVSEL DEVSEL_B tSPAR (Input) tHPAR tDPAR tDPARF (Output) tHPERR
tSPERR PERR_B
Data Sheet S12689EJ2V0DS00
µPD98405
EEPROM interface
Parameter E2PCLK high-level width Symbol tWE2PCKLH Condition MIN. TYP. MAX. Unit
tCYCLK tCYCLK tCYCLK tCYCLK tCYCLK tCYCLK
E2PCLK low-level width E2PCLK E2PCS valid time E2PCS E2PCLK E2PCLK E2PDO valid time E2PDI E2PCLK setup time E2PCLK E2PDI hold time E2PCS E2PDI (Status) valid delay time E2PCS E2PDI (Status) invalid delay time
tWE2PCLKL
tDE2PCS tSE2PCS tDE2PDO tSE2PDI tHE2PDI tDE2PSTV
tDE2PSTI
EEPROM interface
tWE2PCLKH E2PCLK tDE2PCS E2PCS tDE2PDO E2PDO tSE2PDI E2PDI
(READ)
tWE2PCLKL
tSE2PCS
tDE2PCS
tHE2PDI
tDE2PSTV E2PDI
(Status)
tDE2PSTI (Status)
Data Sheet S12689EJ2V0DS00
µPD98405
Expansion interface
Parameter ROMOE_B ROMD valid time ROMCS_B ROMD valid time ROMA valid time ROMD valid time ROMOE_B ROMD float time ROMCS_B ROMD float time ROMA invalid time ROMD hold time Symbol tDROMOE tDROMCS tROMACC Condition ROMCS_B VOL, ROMA valid ROMOE_B VOL, ROMA valid ROMCS_B ROMOE_B MIN. TYP. MAX. Unit
tHROMOE tHROMCS tHROMA
ROMCS_B VOL, ROMA valid ROMOE_B VOL, ROMA valid ROMCS_B ROMOE_B
Expansion interface
ROMCS_B
ROMOE_B
ROMA15ROMA0 tDROMOE ROMD7ROMD0 tDROMCS tHROMOE tHROMCS tROMACC tHROMA
Data Sheet S12689EJ2V0DS00
µPD98405
Generic interface Slave write access
Parameter ASEL_B setup time ASEL_B hold time SEL_B setup time SEL_B hold time Address setup time Address hold time Data setup time Data hold time setup time hold time SR/W_B setup time SR/W_B hold time Symbol tSASEL tHASEL tSSEL tHSEL tSDADD tHDADD tSDDAT tHDDAT tSPAR1 tHPAR1 tSSRW tHSRW Condition MIN. tCYCLK TYP. MAX. Unit
Slave write access
tSASEL ASEL_B tSSEL SEL_B tSDADD AD31-AD0 Address tSSRW SR/W_B tSPAR1 PAR3-PAR0 (Input) tHPAR1 tSPAR1 (Input) tHPAR1 tHSRW tHDADD tSDDAT Data tHDDAT tHSEL tHASEL
Data Sheet S12689EJ2V0DS00
µPD98405
Slave read access
Parameter ASEL_B setup time ASEL_B hold time SEL_B setup time SEL_B hold time Address setup time Address hold time data delay time data float time setup time hold time delay time float time SR/W_B setup time SR/W_B hold time Symbol tSASEL tHASEL tSSEL tHSEL tSDADD tHDADD tDDDAT tFDDAT tSPAR1 tHPAR1 tDPAR1 tFPAR1 tSSRW tHSRW Condition MIN. tCYCLK TYP. MAX. Unit
Slave read access
tSASEL ASEL_B tSSEL SEL_B tSDADD AD31-AD0 Address (input) tSSRW SR/W_B tSPAR1 PAR3-PAR0 (Input) tHPAR1 tDPAR1 (Output) tFPAR1 tHSRW tHDADD tDDDAT Data (output) tFDDAT tHSEL tHASEL
Data Sheet S12689EJ2V0DS00
µPD98405
write access
Parameter ATTN_B delay time GNT_B setup time GNT_B hold time DR/W_B delay time SIZE delay time address delay time address/data float time BE_B delay time BE_B float time delay time float time RDY_B setup time RDY_B hold time Symbol tDATTN tSGNT tHGNT tDDRW tDSIZE tDSADD tFSADD tDSBE tFSBE tDPAR2 tFPAR2 tSRDY tHRDY Condition MIN. TYP. MAX. Unit
Data Sheet S12689EJ2V0DS00
Data Sheet S12689EJ2V0DS00
write access (Example: 2-word burst)
tDATTN ATTN_B tSGNT GNT_B tDDRW DR/W_B tDSIZE SIZE2-SIZE0 tDSADD AD31-AD0
Address (output)
tDATTN
tHGNT
tDDRW
tDSIZE
tFSADD Data (output) tDSBE Data (output)
tFSADD
tFSBE (output) tSRDY (output) tHRDY
BE3_B-BE0_B
RDY_B (Normal mode) tSRDY RDY_B (Early mode) tDPAR2 PAR3-PAR0
(Output)
tHRDY
tFPAR2
(Output)
tDPAR2
(Output)
µPD98405
µPD98405
read access
Parameter ATTN_B delay time GNT_B setup time GNT_B hold time DR/W_B delay time SIZE delay time address delay time address/data float time BE_B delay time BE_B float time delay time RDY_B setup time RDY_B hold time Data setup time Data hold time setup time hold time Symbol tDATTN tSGNT tHGNT tDDRW tDSIZE tDSADD tFSADD tDSBE tFSBE tDPAR2 tSRDY tHRDY tSSDAT tHSDAT tSPAR2 tHPAR2 Condition MIN. TYP. MAX. Unit
Data Sheet S12689EJ2V0DS00
read access (Example: 2-word burst)
tDATTN ATTN_B tSGNT GNT_B tDDRW DR/W_B
Data Sheet S12689EJ2V0DS00
tDATTN
tHGNT
tDDRW
tDSIZE SIZE2-SIZE0 tDSADD AD31-AD0
Address (output)
tDSIZE
tFSADD
tSSDAT Data (input)
tHSDAT Data (input) tFSBE
tDSBE BE3_B-BE0_B (output) tSRDY RDY_B (Normal mode) tSRDY RDY_B (Early mode) tDPAR2 PAR3-PAR0
(Output)
(output) tHRDY
tHRDY
tSPAR2
(Input)
tHPAR2
(Input)
µPD98405
µPD98405
ABRT_B, ERR_B, OE_B pins
Parameter ABRT_B setup time ABRT_B hold time ERR_B setup time ERR_B hold time OE_B AD/PAR output determination time OE_B AD/PAR high-impedance determination time Symbol tSABRT tHABRT tSERR tHERR tDADOE Condition MIN. TYP. MAX. Unit
tFADOE
abort/ERR_B timing
ATTN_B
GNT_B tSABRT ABRT_B tHABRT
tSERR ERR_B
tHERR
OE_B timing
tFADOE AD31-AD0 PAR3-PAR0 Data (output) tDADOE Data (output)
OE_B
Data Sheet S12689EJ2V0DS00
µPD98405
UTOPIA interface (external mode) Transmission operation
Parameter SCLK TCLK delay time TCLK delay time TCLK TSOC delay time TCLK TENBL_B delay time FULL_B setup time FULL_B hold time Symbol tDTCLK tDTX tDTSOC tDTEN tSFULL tHFULL Condition MIN. TYP. MAX. 13.62 13.66 Unit
Reception operation
Parameter SCLK RCLK delay time setup time hold time RSOC setup time RSOC hold time RCLK RENBL_B delay time EMPTY_B setup time EMPTY_B hold time Symbol tDRCLK tSRX tHRX tSRSOC tHRSOC tDREN tSEMPT tHEMPT 13.63 Condition MIN. TYP. MAX. Unit
SCLK
TCLK
tDTCLK
SCLK
RCLK
tDRCLK
Data Sheet S12689EJ2V0DS00
UTOPIA interface Transmission timing
TCLK tDTX
Tx7-Tx0
`00H'
Invalid
Data Sheet S12689EJ2V0DS00
TSOC tDTSOC tDTSOC tDTEN
tDTEN
TENBL_B
tSFULL FULL_B
tHFULL
H1-H4: Aheader P1-P9: Payload data
µPD98405
UTOPIA interface Reception timing
RCLK tSRX tHRX Rx7-Rx0
Data Sheet S12689EJ2V0DS00
Invalid
Invalid
RSOC tHRSOC tDREN
tSRSOC RENBL_B
tDREN
tSEMPT EMPTY_B
tHEMPT
H1-H4: Aheader P1-P7: Payload data
µPD98405
µPD98405
Control memory access Write
Parameter CWE_B setup time CBE_B CWE_B setup time CWE_B low-level width CWE_B float time CWE_B COE_B delay time hold time CWE_B CBE_B hold time CWE_B output time CWE_B CWE_B CPAR float time CPAR output time CWE_B Symbol tSCWE tSCWE2 tCWEL tFCD Condition MIN. tSCLKL tSCLKL 8.59 TYP. MAX. Unit
tDCOE tHCA tHCBE tSCD tFCPAR
tSCLKL 8.65
tSCPAR
Write timing
SCLK
CBE3_BCBE0_B tSCWE2 tHCBE
CA18-CA0 tSCWE CWE_B tDCOE COE_B tSCD CD31-CD0 (Output) tSCPAR CPAR3-CPAR0 (Output) tFCPAR tFCD tCWEL tHCA
Data Sheet S12689EJ2V0DS00
µPD98405
Read
Parameter Permissible delay time CBE_B Permissible delay time Symbol tDCDCB Condition MIN. TYP. MAX. tCYSCLK tCYSCLK tCYSCLK tCYSCLK tCYSCLK tCYSCLK Unit
tDCDCA
Permissible delay time COE_B hold time CBE_B hold time hold time COE_B Permissible CPAR hold time CBE_B Permissible CPAR hold time
tDCDCO
tHCDCB tHCDCA tHCDCO tDCPCB
tDCPCA
Permissible CPAR hold time COE_B CPAR hold time CBE_B CPAR hold time CPAR hold time COE_B
tDCPCO
tHCPCB tHCPCA tHCPCO
Data Sheet S12689EJ2V0DS00
µPD98405
Read timing
SCLK
CBE3_BCBE0_B
CA18-CA0
CWE_B
COE_B tDCDCB tDCDCA tDCDCO CD31-CD0 (Input) tHCDCB tHCDCA tHCDCO
CPAR3-CPAR0 tDCPCO tDCPCA tDCPCB
(Input) tHCPCO tHCPCA tHCPCB
Data Sheet S12689EJ2V0DS00
µPD98405
status access Write
Parameter SCLK delay time SCLK PHRW_B delay time SCLK PHCE_B delay time SCLK delay time PHCE_B float time Symbol tDPCA tDPHRW tDPHCE tDPCD tFPCD tCYSCLK Condition MIN. TYP. MAX. tCYSCLK Unit
Write timing
clock SCLK tDPCA CA18-CA0 tDPHRW PHRW_B tDPHCE PHCE_B tDPHCE tDPHRW tDPCA clocks clock
PHOE_B
tDPCD tFPCD (Output)
CD31-CD0
Read
Parameter setup time hold time SCLK delay time SCLK PHRW_B delay time SCLK PHCE_B delay time SCLK PHOE_B delay time Symbol tSPCD tHPOECD tDPCA tDPHRW tDPHCE tDPHOE Condition MIN. TYP. MAX. Unit
Data Sheet S12689EJ2V0DS00
Read timing
clock clocks clocks clocks
SCLK tDPCA CA18-CA0 tDPHRW PHRW_B tDPHCE PHCE_B tDPHOE PHOE_B tSPCD CD31-CD0 (Input) tHPOECD tDPHOE tDPHCE tDPCA
Data Sheet S12689EJ2V0DS00
µPD98405
µPD98405
serial interface (internal mode)
Parameter REFCLK cycle time REFCLK high-level width Symbol tCYRF tWRFH Condition MIN. tCYRF tCYRF TYP. 51.4403 MAX. tCYRF tCYRF Unit
REFCLK low-level width
tWRFL
REFCLK
tWRFH tCYRF
tWRFL
Data Sheet S12689EJ2V0DS00
µPD98405
Others
Parameter SEL_B recovery time SEL_B GNT_B recovery time RDY_B SEL_B recovery time Symbol tRVSEL tRVSM tRVMS RDY_B mode during normal operation Condition MIN. TYP. MAX. Unit tCYCLK tCYCLK tCYCLK
RST_B input pulse width RST_B SEL_B recovery time
tRSTL tRSTSL
tCYCLK tCYCLK
Others timing
SEL_B tRVSEL GNT_B tRVMS RDY_B
tRVSM
tRSTL
RST_B tRSTSL
SEL_B
Data Sheet S12689EJ2V0DS00
µPD98405
PACKAGE DRAWING
PLASTIC (FINE PITCH) (40x40)
detail lead
ITEM MILLIMETERS 42.6±0.2 40.0±0.2 40.0±0.2 42.6±0.2 1.25 1.25 0.22 +0.05 -0.04 0.10 (T.P.) 1.3±0.2 0.5±0.2 0.145 +0.055 -0.045 0.10 3.7±0.1 0.4±0.1 5°±5° MAX.
NOTE Each lead centerline located within 0.10 true position (T.P.) maximum material condition.
P304GL-50-NMU, PMU-3
Data Sheet S12689EJ2V0DS00
µPD98405
RECOMMENDED SOLDERING CONDITIONS
Solder this product under following recommended conditions. details recommended soldering conditions, refer information document Semiconductor Device Mounting Technology Manual (C10535E). soldering methods conditions other than those recommended, consult NEC. Surface-mount type
µPD98405GL-PMU: 304-pin plastic (0.5-mm fine pitch)
Recommended Conditions Symbol IR35-203-1
Soldering Method(s) Infrared reflow
Soldering Conditions Package peak temperature: 235°C, Time: max. (210°C min.), Note Number times: once, Number days: (after that, prebaking necessary 125°C hours)
Partial heating
temperature: 300°C max., Time: sec. Max. (per device side)
Note Number days storage after pack been opened. storage conditions 25°C, MAX.
Data Sheet S12689EJ2V0DS00
µPD98405
[MEMO]
Data Sheet S12689EJ2V0DS00
µPD98405
[MEMO]
Data Sheet S12689EJ2V0DS00
µPD98405
information this document subject change without notice. Before using this document, please confirm that this latest version. part this document copied reproduced form means without prior written consent Corporation. Corporation assumes responsibility errors which appear this document. Corporation does assume liability infringement patents, copyrights other intellectual property rights third parties arising from device described herein other liability arising from such device. license, either express, implied otherwise, granted under patents, copyrights other intellectual property rights Corporation others. Descriptions circuits, software, other related information this document provided illustrative purposes semiconductor product operation application examples. incorporation these circuits, software, information design customer's equipment shall done under full responsibility customer. Corporation assumes responsibility losses incurred customer third parties arising from these circuits, software, information. While Corporation been making continuous effort enhance reliability semiconductor devices, possibility defects cannot eliminated entirely. minimize risks damage injury persons property arising from defect semiconductor device, customers must incorporate sufficient safety measures design, such redundancy, fire-containment, anti-failure features. devices classified into following three quality grades: "Standard", "Special", "Specific". Specific quality grade applies only devices developed based customer designated "quality assurance program" specific application. recommended applications device depend quality grade, indicated below. Customers must check quality grade each device before using particular application. Standard: Computers, office equipment, communications equipment, test measurement equipment, audio visual equipment, home electronic appliances, machine tools, personal electronic equipment industrial robots Special: Transportation equipment (automobiles, trains, ships, etc.), traffic control systems, anti-disaster systems, anti-crime systems, safety equipment medical equipment (not specifically designed life support) Specific: Aircraft, aerospace equipment, submersible repeaters, nuclear reactor control systems, life support systems medical equipment life support, etc. quality grade devices "Standard" unless otherwise specified NEC's Data Sheets Data Books. customers intend devices applications other than those specified Standard quality grade, they should contact sales representative advance.

µPD98405 155M AINTEGRATED CONTROLLER DESCRIPTION µPD984

Top Searches for this datasheet

Other recent searches