FEATURES Li-Ion Battery Charger Three Battery Voltage Options Selectab

The Datasheet Archive - 100 Million Datasheets from 7500 Manufacturers.

FEATURES Li-Ion Battery Charger Three Battery Voltage Options Selectab

Datasheet Thumbnail

Top Searches for this datasheet

High Frequency Switch Mode Li-Ion Battery Charger ADP3806
FEATURES Li-Ion Battery Charger Three Battery Voltage Options Selectable 12.525 V/16.700 Selectable 12.600 V/16.800 Adjustable High End-of-Charge Voltage Accuracy 0.4% 0.6% 0.7% Programmable Charge Current with Rail-to-Rail Sensing System Current Sense with Reverse Input Protection Soft-Start Charge Current Undervoltage Lockout Bootstrapped Synchronous Drive External NMOS Programmable Oscillator Frequency Oscillator SYNC Current Flag Trickle Charge APPLICATIONS Portable Computers Fast Chargers GENERAL DESCRIPTION
ADP3806 complete Li-Ion battery-charging device combines high output voltage accuracy with constant current control simplify implementation constantcurrent, constant-voltage (CCCV) chargers. ADP3806 available three options. ADP3806-12.6 guarantees final battery voltage selected 12.6 16.8 0.6%, ADP3806-12.5 guarantees 12.525 V/16.7 0.6%, ADP3806 adjustable using external resistors battery voltage. current sense amplifier rail-to-rail inputs accurately operate under dropout short-circuit conditions. charge current programmable with voltage ISET. second differential amplifier senses system current across external sense resistor outputs linear voltage ISYS pin. bootstrapped synchronous driver allows NMOS transistors lower system cost.
DRVH DRVL PGND SYS+ SYS- ISYS
BOOTSTRAPPED SYNCHRONOUS DRIVER VREF VREG UVLO BIAS VREF DRVLSD DRVLSD
AMP1
AMP2 LIMIT 2.5V
BSTREG
LOGIC CONTROL VREF SELECT 12.6/16.8
OSCILLATOR
ADP3806
AGND
SYNC
REV.
Information furnished Analog Devices believed accurate reliable. However, responsibility assumed Analog Devices use, infringements patents other rights third parties that result from use. license granted implication otherwise under patent patent rights Analog Devices. Trademarks registered trademarks property their respective companies.
ISET
COMP
BATSEL
Technology Way, P.O. 9106, Norwood, 02062-9106, U.S.A. Tel: 781/329-4700 www.analog.com Fax: 781/326-8703 2003 Analog Devices, Inc. rights reserved.
ADP3806-SPECIFICATIONS1
Parameter BATTERY SENSE INPUT ADP3806-12.6 16.8 ADP3806-12.525 16.7 Conditions
unless otherwise noted.)
Symbol Unit
Input Resistance Input Current BATTERY SENSE INPUT ADP3806 VBAT Input Current Operating Input Current Shutdown OSCILLATOR Maximum Frequency2 Frequency Variation3 Charge Current Duty Cycle Threshold Maximum Duty Cycle Threshold SYNC Input High SYNC Input SYNC Input Current GATE DRIVE Resistance Rise, Fall Time Overlap Protection Delay Bias Current Refresh Threshold CURRENT SENSE AMPLIFIER Input Common-Mode Range Input Differential Mode Range Input Offset Voltage5 Gain5 Input Bias Current Input Offset Current Input Bias Current DRVL Shutdown Threshold SYSTEM CURRENT SENSE6 Input Common-Mode Range Input Differential Range Input Offset Voltage Input Bias Current, SYS+ Input Bias Current, SYS- Voltage Gain Output Range Limit Output Threshold Limit Output Voltage ISET INPUT Charge Current Programming Function Programming Function Accuracy
25°C, 55°C 85°C Part Operation Part Shutdown
VBAT VBAT VBAT RBAT IBAT(SD)
-0.4 -0.6 -0.7
+0.4 +0.6 +0.7
25°C, VBAT VBAT 85°C BATSEL Open, Part Operation BATSEL GND, Part Shutdown
-0.5 -0.7 1000
+0.5 +0.7
COMP COMP
SYNCH SYNCL ISYNC DRVL DRVH DRVL Falling DRVH Rising, DRVH Falling DRVL Rising Part Shutdown, 12.6 VBST VCS+ VCS- VCS4 VCS(CM) VCS(CM) VCC, Part Operation VCS(CM) Part Shutdown Measured between VCS+ VCS- SYS+ SYS-, VISYS (VSYS+) (VSYS-) VSYS(DM) VSYS(CM) VSYS(DM) VSYS(CM) VSYS(CM) mA7, VSYS(CM) VLIMIT Pull-up VISYS 2.65 ISINK
VCS(CM) VCS(DM) VCS(VOS) VCS(IB) VCS(IOS) VCS(SD) VSYS(CM) VSYS(DM) IB(SYS+) IB(SYS-) VISYS VTH(LIMIT) VO(LIMIT)
51.5
48.5
ISET Bias Current
VISET VISET VCS(CM) VISET 0.50 VCS(CM) VISET VCS(CM) VISET
VISET/VCS
REV.
ADP3806
Parameter BATSEL INPUT VBAT 12.6 VBAT 16.8 BATSEL Input Current BOOST REGULATOR OUTPUT Output Voltage Output Current8 ANALOG REGULATOR OUTPUT Output Voltage Output Current8 PRECISION REFERENCE OUTPUT Output Voltage Output Current8 SHUTDOWN (SD) Input Current POWER SUPPLY Supply Current Supply Current UVLO Threshold Voltage UVLO Hysteresis OUTPUT Output Voltage Output Voltage High OUTPUT REVERSE LEAKAGE PROTECTION Leakage Current OVERCURRENT COMPARATOR Overcurrent Threshold Response Time OVERVOLTAGE COMPARATOR Overvoltage Threshold Response Time External Loads, UVLO External Loads, Turn Turn High Current Mode9, ISINK Current Mode10 VBSTREG IBSTREG VREG IREG VREF IREF Conditions Symbol 2.47 ISYON ISYOFF VUVLO 6.25 Unit
2.53
5.65
External
Floating, VBAT 12.6
IDISCH VCS(OC) VBAT(OV)
COMP
VBAT 120% COMP
NOTES limits temperature extremes guaranteed correlation using standard Statistical Quality Control (SQC) methods. Guaranteed design, tested production. SYNC function used, then SYNC must greater than less than 120% (VCS+) (VCS-). Accuracy guaranteed ISET input, programming function accuracy specification. System current sense active during shutdown. Load current supplied through SYS+ pin. Guaranteed output current from specified value maintain regulation. VBAT final VBAT final Specifications subject change without notice.
REV.
ADP3806
ABSOLUTE MAXIMUM RATINGS*
Input Voltage (VCC) -0.3 BAT, CS+, -0.3 SYS+, SYS- -0.3 -0.3 PGND DRVL PGND -0.3 ISET, BATSEL, SYNC, LIMIT, ISYS, -0.3 COMP -0.3 PGND -0.3 +0.3
Operating Ambient Temperature Range 100°C 115°C/W Operating Junction Temperature Range 125°C Storage Temperature Range -65°C +150°C Lead Temperature Range (Soldering sec) 300°C
*Stresses above those listed under Absolute Maximum Ratings cause permanent damage device. This stress rating only; functional operation device these other conditions above those listed operational sections this specification implied. Exposure absolute maximum rating conditions extended periods affect device reliability. Absolute maximum ratings apply individually only, combination. Unless otherwise specified other voltages referenced GND.
ORDERING GUIDE
Model ADP3806JRU-REEL ADP3806JRU-REEL7 ADP3806JRU-12.5-RL ADP3806JRU-12.5-R7 ADP3806JRU-12.6-RL ADP3806JRU-12.6-R7
Battery Voltage Adjustable Adjustable 12.525 V/16.7 12.525 V/16.7 12.600 V/16.8 12.600 V/16.8
Package Description TSSOP-24 TSSOP-24 TSSOP-24 TSSOP-24 TSSOP-24 TSSOP-24
Package Option RU-24 RU-24 RU-24 RU-24 RU-24 RU-24
CAUTION (electrostatic discharge) sensitive device. Electrostatic charges high 4000 readily accumulate human body test equipment discharge without detection. Although ADP3806 features proprietary protection circuitry, permanent damage occur devices subjected high energy electrostatic discharges. Therefore, proper precautions recommended avoid performance degradation loss functionality.
REV.
ADP3806
CONFIGURATION
SYS- SYS+ ISYS LIMIT
FUNCTION DESCRIPTION(continued)
Mnemonic Function
DRVH BSTREG DRVL
COMP AGND
Precision Reference Output. Shutdown Control Input. External Compensation Node. Current Output. Analog Ground. Battery Sense Input. ADP3806. 12.525 V/16.7 ADP3806-12.5. 12.6 V/16.8 ADP3806-12.6. Battery Voltage Sense Input. High Cells, Cells. Charge Current Program Input. Negative Current Sense Input. Positive Current Sense Input. Power Ground. Drive Output Switches between PGND. Regulator Output Boost. Floating Bootstrap Supply DRVH. High Drive Output Switches between BST. Buck Switching Node Reference DRVH.
ADP3806
VIEW PGND SYNC (Not Scale) COMP
ISET BATSEL AGND
FUNCTION DESCRIPTION
BATSEL ISET PGND DRVL BSTREG DRVH
Mnemonic Function SYS- SYS+ ISYS LIMIT SYNC Supply Voltage. Negative System Current Sense Input. Positive System Current Sense Input. System Current Sense Output. System Current Sense Limit Output. Oscillator Timing Capacitor. Oscillator Synchronization Pin. Analog Regulator Output.
REV.
ADP3806-Typical Performance Characteristics
-0.1 -0.2 -0.3 -0.4
-0.5
VREF ACCURACY
-0.4 -0.3 -0.2 -0.1
NUMBER PARTS
-0.5
VBAT ACCURACY
TEMPERATURE
VBAT Accuracy Distribution
VREF Accuracy Temperature
VBAT ACCURACY
0.10 0.08 0.06
VREF ACCURACY
TEMPERATURE
0.04 0.02 -0.02 -0.04 -0.06 -0.08
-0.1 -0.2 -0.3 -0.4
-0.10
VBAT Accuracy Temperature
VREF Accuracy
0.10
LOADS
0.05
VBAT ACCURACY
SUPPLY CURRENT (mA)
-0.05
-0.10
VBAT Accuracy
Supply Current
REV.
ADP3806
SUPPLY CURRENT (mA)
fOSC 250kHz
VLIMIT
2.5V
1000 1500 2000 2500 DRIVER LOAD CAPACITANCE (pF)
3000
3500
VISYS
Supply Current Driver Load Capacitance
VLIMIT VISYS
DRIVER RESISTANCE
SUPPLY CURRENT
DRIVER SOURCING
DRIVER SINKING
10.0
12.5 15.0 17.5 20.0
TEMPERATURE
Supply Current
Driver Resistance Temperature
DRVH 5V/DIV FIGURE
FREQUENCY (kHz)
DRVL 5V/DIV
200ns/DIV
(pF)
Oscillator Frequency
Driver Waveforms
REV.
ADP3806
CONVERSION EFFICIENCY
CONVERSION EFFICIENCY
VBAT 12.4V FIGURE
19VIN
19VIN
CHARGE CURRENT
VBAT
Conversion Efficiency Charge Current
Conversion Efficiency Battery Voltage Given Temperatures
ICHARGE ICHARGE
CONVERSION EFFICIENCY
FIGURE VBAT
Conversion Efficiency Battery Voltage
REV.
ADP3806
THEORY OPERATION
ADP3806 combines bootstrapped synchronous switching driver with programmable current control accurate final battery voltage control constant-current, constant-voltage (CCCV) Li-Ion battery charger. High accuracy voltage control needed safely charge Li-Ion batteries, which typically specified cell. typical notebook computer battery pack, three four cells series giving total voltage 12.6 16.8 ADP3806 available three versions, selectable 12.525 V/16.7 output, selectable 12.6 V/16.8 output, adjustable output. adjustable output programmed wide range battery voltages using external precision resistors. Another requirement safely charging Li-Ion batteries accurate control charge current. actual charge current depends number cells parallel within battery pack. Typically, this range ADP3806 provides flexibility programming charge current over wide range. external resistor used sense charge current this voltage compared input voltage. This programmability allows current changed during charging. example, charge current reduced trickle charging.
synchronous driver provides high efficiency when charging high currents. Efficiency important mainly reduce amount heat generated charger also stay within power limits adapter. With addition bootstrapped high side driver, ADP3806 drives external power NMOS transistors simple, lower cost power stage. ADP3806 also provides uncommitted current sense amplifier. This amplifier provides analog output monitoring current through external sense resistor. amplifier used anywhere system that high side current sensing needed.
Charge Current Control
AMP1 Figure differential input amplify voltage drop across external sense resistor RCS. input commonmode range from ground VCC, allowing current control short circuit dropout conditions. gain AMP1 internally voltage drop across sense resistor. During mode, forces voltage output AMP1 equal external voltage ISET pin. choosing VISET appropriately, wide range charge currents programmed. ICHARGE VREF
FD56990A 100nF DRVH FD56990A
22nF 470nF SYS+ SYS- 470nF ISYS
SYSTEM DC/DC
BATTERY 12.6V/16.8V
DRVL
PGND
AMP1 DRVLSD
AMP2 LIMIT 2.5V ISET *R11 412k 0.1%
VREF VREG UVLO BIAS VREF
DRVLSD
BSTREG 7.0V
LOGIC CONTROL
OSCILLATOR **R7 100k
VREF
ADP3806
AGND
6.0V
2.5V
SYNC
COMP 0.22
200pF 100nF
180pF
*R12 102k 0.1%
*ADP3806-12.6, ADP3806-12.5: SHORT, OPEN; ADP3806, 412k 102k OPEN. **R7, OPEN FUNCTION USED.
Figure Typical Application
REV.
SELECT 12.6/16.8 BATSEL *R14 6.81k 7.5k
BOOTSTRAPPED SYNCHRONOUS DRIVER
ADP3806
Typical values range from input range ISET from example, charger required, could VISET power dissipation should kept below this example, power maximum Once been chosen, charge current adjusted during operation with VISET. Lowering VISET gives charge current trickle charging. Components provide high frequency filtering current sense signal.
Final Battery Voltage Control
reference internal resistor divider referenced AGND pin, which should connected close negative terminal battery minimize sensing errors. contrast, ADP3806 requires external, precision resistors. divider ratio should divide desired final voltage down VBATTERY 2.5V
battery approaches final voltage, ADP3806 switches from mode mode. change achieved common output node gm2. Only outputs controls voltage COMP pin. Both amplifiers only pull down COMP, such that when either amplifier positive differential input voltage, output active. example, when battery voltage, VBAT, low, does control VCOMP. When battery voltage reaches desired final voltage, takes control loop, charge current reduced. Amplifier compares battery voltage internal reference voltage case ADP3806-12.5 ADP3806-12.6, internal resistor divider sets selectable final battery voltage. When BATSEL high, final battery voltage three cells (12.6 12.525 BATSEL tied this state. When BATSEL tied ground, VBAT equals four cells (16.8 16.7 BATSEL pull-up current fail-safe select three cells when left open.
These resistors should have parallel impedance approximately minimize bias current errors. When ADP3806 shutdown, internal switch disconnects shown Figure This disconnects resistor, R11, from battery minimizes leakage. resistance internal switch less than
ADP3806
412k 0.1% BATTERY
VREF BATSEL 102k 0.1%
Figure Battery Sense Disconnect Circuit
Oscillator
oscillator generates triangle waveform between which compared voltage COMP pin, setting duty cycle driver stage. When VCOMP below duty cycle zero. Above duty cycle reaches maximum.
BSTREG
ADP3806
BOOTSTRAPPED SYNCHRONOUS DRIVER CMP3 CBST TIME CMP2 DRVH
DELAY
CMP1 DELAY
DRVL PGND
DRVLSD
Figure Bootstrapped Synchronous Driver
-10-
REV.
ADP3806
oscillator frequency external capacitor internal current source according following formula:
fOSC 1.5V
driver stage monitors voltage across capacitor with CMP3. When this voltage less than CMP3 forces minimum offtime This ensures that capacitor charged even during DRVLSD. However, because minimum time only forced when needed, maximum duty cycle greater than 99%.
Precision Reference
capacitor sets frequency kHz. frequency also synchronized external oscillator applying square wave input SYNC. SYNC function designed allow increases only oscillator frequency. fSYNC should more than higher than fOSC. duty cycle SYNC input important anywhere between 95%.
Bootstrap Regulator
voltage compared internal precision, temperature drift reference reference available externally pin. This should bypassed with capacitor analog ground pin, AGND. reference used precision voltage externally. However, current draw should greater than noisy, switching type loads should connected.
Regulator
driver stage powered internal bootstrap regulator, which available BSTREG pin. Because switching currents supplied this regulator, decoupling must added. capacitor should placed close ADP3806, with ground side connected close power ground pin, PGND. This supply recommended externally high switching noise.
Bootstrapped Synchronous Driver
regulator supplies power most analog circuitry ADP3806. This regulator should bypassed AGND with capacitor. This reference source capability power external loads needed.
comparator controls state synchronous driver shown Figure high output from comparator forces DRVH DRVL off. drivers have resistance approximately fast rise fall times when driving external MOSFETs. Furthermore, bootstrapped drive allows external NMOS transistor main switch instead PMOS. external boost diode should connected between BSTREG BST, boost capacitor must added externally between voltage between typically DRVL switches between BSTREG PGND. output BSTREG drives external NMOS with high lower resistance. PGND should connected close source external synchronous NMOS. When DRVL high, this turns lower NMOS pulls node ground. this point, boost capacitor charged through boost diode. When switches high, DRVL turned DRVH turns DRVH switches between When DRVH pulled input supply (typically rises above this voltage approximately Overlap protection included driver ensure that both external MOSFETs same time. When DRVH turns upper MOSFET, node goes inductor current. ADP3806 monitors voltage, DRVL goes high turn lower MOSFET when goes below When DRVL turns off, internal timer adds delay before turning DRVH When charge current low, DRVLSD comparator signals driver turn side MOSFET DRVL held low. shown Figure DRVLSD comparator looks output AMP1. DRVLSD threshold corresponding differential voltage between pins.
ADP3806 provides current (LC) logic output signal when current sense voltage (VCS) below fixed threshold battery voltage greater than 95%. open-drain output that pulled when above threshold. When current threshold condition reached, pulled high external resistor another appropriate pull-up voltage. determine when goes low, internal comparator senses when current falls below 12.5% full scale across pins). comparator hysteresis prevent oscillation around trip point. prevent false triggering (such during soft-start), comparator only enabled when battery voltage within final voltage. battery charging comparator will even current falls below 12.5% long battery voltage below full scale. Once battery risen above 95%, comparator enabled. This used indicate charge process.
System Current Sense
uncommitted differential amplifier provided additional high side current sensing. This amplifier, AMP2, fixed gain from SYS+ SYS- pins analog output ISYS. ISYS source capability drive external load. common-mode range input pins from VCC. This amplifier only part ADP3806 that remains active during shutdown. power this block derived from bias current SYS+ SYS- pins. separate comparator LIMIT signals when voltage ISYS exceeds typically. internal comparator open-drain output, which produces function shown graph VLIMIT versus VISYS. LIMIT should externally pulled some other voltage needed through resistor. This graph taken with pull-up resistor When ISYS below LIMIT high output impedance. open-drain output capable sinking when threshold exceeded. This comparator turned during shutdown conserve power.
REV.
-11-
ADP3806
Shutdown
high impedance CMOS logic input provided turn ADP3806. When voltage less than ADP3806 placed power shutdown. With exception system current sense amplifier, AMP2, other circuitry turned off. reference regulators pulled ground during shutdown switching stopped. During this state, supply current less than Also, BAT, CS+, CS-, pins high impedance minimize current drain from battery.
UVLO
APPLICATION INFORMATION Design Procedure
Refer Figure typical application circuit, following description. design follows that buck converter. With Li-Ion cells important have regulator with accurate output voltage control.
Battery Voltage Settings
ADP3806 three options voltage selection: 12.525 V/16.7 selectable fixed voltages 12.6 V/16.8 selectable fixed voltages Adjustable When using fixed versions, should short wire jumper should open circuit. When using adjustable version, following equation gives ratio resistors:
VBAT
Undervoltage lock-out, UVLO, included ADP3806 ensure proper startup. rises above reference regulators will track until they reach their final voltages. However, rest circuitry held UVLO comparator. UVLO comparator monitors both regulators ensure that they above before turning main charger circuitry. This occurs when reaches Monitoring regulator outputs makes sure that charger circuitry driver stage have sufficient voltage operate normally. UVLO comparator includes hysteresis prevent oscillations near threshold.
Startup Sequence
Often 0.1% resistors required maintain overall accuracy budget design.
Inductor Selection
During startup from either going high exceeding UVLO threshold, ADP3806 initiates soft-start sequence. soft-start timing compensation capacitor COMP internal source. Initially, both DRVH DRVL held until VCOMP reaches This delay time tDELAY CCOMP
0.22 COMP capacitor, tDELAY After this initial delay, duty cycle very then ramps final value with same ramp rate given tDELAY. example, battery when charging started, duty cycle will approximately 65%, corresponding VCOMP time duty cycle ramp from VCOMP VCOMP approximately Because charge current equal zero first, DRVLSD active DRVL will turn However, capacitor discharged, DRVL will forced minimum time each clock period until capacitor charged greater than Typically capacitor charged five clock cycles.
Loop Feed Forward
Usually inductor chosen based assumption that inductor ripple current maximum output current maximum input voltage. long inductor used value close this, system should work fine. final choice affects trade-offs between cost, size, efficiency. example, lower inductance, size smaller ripple current higher. This situation, taken far, will lead higher losses core windings. Conversely, higher inductance results lower ripple current smaller output filter capacitors, transient response will slower. With these considerations, required inductance found from
VIN, VBAT DMIN
where maximum input voltage VIN, used with minimum duty ratio DMIN. duty ratio defined ratio output voltage input voltage, VBAT/VIN. ripple current found from
BAT,
maximum peak-to-peak ripple 30%, that 0.3, maximum battery current, IBAT, MAX, used. example, with VIN, VBAT 12.6 IBAT,MAX value calculated 18.9 Choosing closest standard value gives
Output Capacitor Selection
startup sequence discussion shows, response time COMP slowed large compensation capacitor. speed response, comparators quickly feed forward around normal control loop pull COMP node down limit overshoot either short-circuit overvoltage conditions. overvoltage comparator trip point higher than final battery voltage. overcurrent comparator threshold across pins, which above maximum programmable threshold. When these comparators tripped, normal soft-start sequence initiated. overvoltage comparator valuable when battery removed during charging. this case, current inductor causes output voltage spike comparator limits maximum voltage. Neither these comparators affects loop under normal charging conditions.
output capacitor needed charger circuit absorb switching frequency ripple current smooth output voltage. value output ripple current given
VIN,
D(1-
maximum value occurs when duty cycle 0.5. Thus
rms_MAX 0.072
VIN,
REV.
-12-
ADP3806
input voltage inductance, maximum current 0.26 typical ceramic capacitor good choice absorb this current.
Input Capacitor Ripple MOSFET Selection
case with normal buck converter, pulse current input high component. Therefore, since input capacitor absorb this current ripple, must have appropriate current rating. maximum input current given
features ADP3806 that allows high side NMOS switch instead more costly PMOS device. converter also uses synchronous rectification optimal efficiency. order high side NMOS, internal bootstrap regulator automatically generates supply across Maximum output current determines RDS(ON) requirement power MOSFETs. When ADP3806 operating continuous mode, simplifying assumption made that MOSFETs always conducting load current. power dissipation each MOSFET given Upper PDISS IBAT Lower PDISS IBAT
Irms
PBAT
(10)
where estimated converter efficiency (approximately 90%, 0.9) PBAT maximum battery power consumed. This worst-case calculation and, depending total charge time, calculated number could relaxed. Consult capacitor manufacturer further technical information.
Decoupling
IBAT (11)
good idea filter (R13 C14) from input voltage both filter switching noise supply bypass chip. During layout, this capacitor should placed close possible. Values between recommended.
Current-Sense Filtering
IBAT (12)
During normal circuit operation, current-sense signals have high frequency transients that need filtering ensure proper operation. case inputs, resistors while filter capacitor (C13) value system current sense circuits, common-mode filtering from SYS+ SYS- ground needed. ceramic capacitors (C1, with resistors (R1, will often These time constants adjusted laboratory required represent good starting point.
where switching frequency switch transition time, usually first term accounts conduction losses while second term estimates switching losses. Using these equations manufacturer's data sheets, proper device selected. Schottky diode, parallel with conducts only during dead time between power MOSFETs. D1's purpose prevent body diode lower N-channel MOSFET from turning which could cost much efficiency. option combined MOSFET with Schottky diode single package; these integrated packages often work better practice. Examples IRF7807D2 Si4832.
REV.
-13-
ADP3806
OUTLINE DIMENSIONS 24-Lead Thin Shrink Small Outline Package [TSSOP] (RU-24)
Dimensions shown millimeters
7.90 7.80 7.70
4.50 4.40 4.30 6.40
0.65 0.15 0.05 0.30 0.19 0.10 COPLANARITY 1.20
SEATING PLANE
0.20 0.09
0.75 0.60 0.45
COMPLIANT JEDEC STANDARDS MO-153AD
-14-
REV.
ADP3806 Revision History
Location 6/03-Data Sheet changed from REV. REV. Page
Updated SPECIFICATIONS Updated ABSOLUTE MAXIMUM RATINGS Changes ORDERING GUIDE Updated OUTLINE DIMENSIONS
REV.
-15-
-16-
C02611-0-6/03(A)

FEATURES Li-Ion Battery Charger Three Battery Voltage Options Selectab

Top Searches for this datasheet

Other recent searches