The Datasheet Archive - 100 Million Datasheets from 7500 Manufacturers.    


Datasheet Search Engine   
 
Part # or Description: • 5V RS232 Driver • 2SC5066* • "Real Time Clock" • "USB connector" • "blue led" 5mm • 10 watt zener diode • 2N3055* motorola
 
Search Tip: Try entering the part number only. Include a wildcard (eg. lm317* or 1n4148*)

 

 

PATENTED 099352 Tools Information FAQs Application Note


Datasheet Thumbnail

  

Download PDF



Top Searches for this datasheet



HT1647A Controller
PATENTED
099352
Tools Information FAQs Application Note
Features
Operating voltage: 2.7V~5.2V Built-in 32kHz oscillator External 32.768kHz crystal oscillator 32kHz Eight kinds time base/WDT selection Time base overflow output address auto increment Built-in buzzer driver (2kHz/4kHz) Power down command reduces power consumption Software configuration feature Data mode Command mode instructions Three data accessing modes Provides VLCD adjust operating voltage Provides three kinds bias current programming Control TN-type, STN-type LCDs
frequency source input
Standby current: <1mA <2mA Internal resistor type: bias bias, 1/16 duty selectable frame frequencies: 89Hz
170Hz
Max. patterns, segments commons Built-in bit-map display RAM: 1024 bits
bits)
Built-in internal resistor type bias generator Six-wire interface (four data wires)
ECB-type LCDs
100-pin package chip form
Applications
Leisure products Games Personal digital assistant Cellular phone Global positioning system Consumer electronics
General Description
HT1647A peripheral device specially designed type used expand display capability. max. display segment device 1024 patterns segments commons). also supports four data bits interface, buzzer sound, Watchdog Timer time base timer functions. HT1647A memory mapping multi-function controller. Since HT1647A control ECB-type (Electrically Controlled Birefringence) LCDs addition current TN-type (Twisted Nematic) STN-type (Super Twisted Nematic) LCDs. software configuration feature HT1647A make suitable multiple applications including modules display subsystems. Only lines (CS, DB0~DB3) required interface between host controller HT1647A.
Rev. 1.11
September 2008
PATENTED
Block Diagram
HT1647A
Assignment
Rev. 1.11
September 2008
PATENTED
Assignment
HT1647A
Chip size: 3255 3050 (mm)2 substrate should connected layout artwork.
Coordinates
-1379.40 -1512.50 -1512.50 -1512.50 -1512.50 -1512.50 -1512.50 -1512.50 -1512.50 -1512.50 1407.45 956.25 861.25 766.25 671.25 576.25 481.25 386.25 291.25 196.25 -336.80 -233.40 -125.00 -28.00 77.60 172.60 295.20 408.80 522.40 636.00 -1310.40 -1310.40 -1310.40 -1310.40 -1310.40 -1310.40 -1310.40 -1310.40 -1310.40 -1310.40 1512.50 1512.50 1512.50 1512.50 1512.50 1512.50 1512.50 1512.50 1512.50 995.60
Unit: 593.85 688.85 783.85 878.85 973.85 1068.85 1163.85 1258.85 1353.85 1407.45
Rev. 1.11
September 2008
PATENTED
-1512.50 -1512.50 -1512.50 -1512.50 -1512.50 -1512.50 -1512.50 -1512.50 -1512.50 -1512.50 -1512.50 -1512.50 -1441.90 -1441.90 -1441.90 -1240.80 -1145.80 -1040.20 -945.20 -842.00 -743.30 -637.70 -542.70 -437.10 101.25 6.25 -88.75 -183.75 -278.75 -373.75 -468.75 -563.75 -658.75 -753.75 -848.75 -943.75 -1095.00 -1190.00 -1295.60 -1310.40 -1310.40 -1310.40 -1310.40 -1310.40 -1310.40 -1310.40 -1310.40 -1310.40 781.30 876.30 971.30 1066.30 1161.30 1256.30 1351.30 1446.30 1512.50 1512.50 1512.50 1512.50 1512.50 1512.50 1512.50 1512.50 1512.50 1512.50 1512.50 1512.50 1512.50 1512.50 1512.50 1512.50 -1410.00 -1410.00 -1410.00 -1410.00 -1410.00 -1410.00 -1410.00 -1410.00 -949.55 -845.55 -759.55 -664.55 -569.55 -474.55 -379.55 -284.55 -166.15 -71.15 23.85 118.85 213.85 308.85 403.85 498.85 900.60 805.60 710.60 615.60 520.60 425.60 330.60 235.60 140.60 45.60 -49.40 -144.40 -239.40 -334.40 -429.40 -524.40 -619.40 -714.40 -809.40 -904.40 -999.40 -1094.40 -1189.40 -1284.40
HT1647A
1407.45 1407.45 1407.45 1407.45 1407.45 1407.45 1407.45 1407.45 1407.45 1407.45 1407.45 1407.45 1407.45 1407.45 1407.45 1407.45 1407.45 1407.45 1407.45 1407.45 1407.45 1407.45 1407.45 1407.45
Description
Name Description Chip selection input with pull-high resistor. When logic high, data command read from write HT1647A disabled. serial interface circuit also reset. logic level input pad, data command transmission between host controller HT1647A enabled. READ clock input with pull-high resistor. Data HT1647A clocked rising edge signal. clocked data will appear data line. host controller next falling edge latch clocked data. WRITE clock input with pull-high resistor. Data DATA line latched into HT1647A rising edge signal.
26~29
DB0~DB3 OSCI OSCO
Parallel data input/output with pull-high resistor Negative power supply logic circuit, ground Used select input with pull-low resistor. used select four level gray scale; input with pull-high resistor. OSCI OSCO pads connected 32.768kHz crystal order generate system clock. system clock comes from external clock source, external clock source should connected OSCI pad. on-chip oscillator selected, OSCI OSCO pads left open. used select four level gray scale input with pull-high resistor.
Rev. 1.11
September 2008
PATENTED
41~44 45~60 Name VLCD T1~T4 COM0~COM15 Description Positive power supply logic circuit Power supply driver circuit
HT1647A
Time base Watchdog Timer overflow flag, NMOS open drain output. 2kHz 4kHz frequency output pair (tristate output buffer) connected common outputs segment outputs
61~102, SEG0~SEG63 1~22
Absolute Maximum Ratings
Supply Voltage .VSS-0.3V VSS+5.5V Input Voltage.VSS-0.3V VDD+0.3V Storage Temperature .-50°C 125°C Operating Temperature.-25°C 75°C
Note: These stress ratings only. Stresses exceeding range specified under Maximum cause substantial damage device. Functional operation this device other conditions beyond those listed specification implied prolonged exposure extreme conditions affect device reliability.
D.C. Characteristics
Symbol IDD1 Parameter Operating Voltage Operating Current IDD2 Operating Current IDD11 Operating Current IDD22 Operating Current ISTB Standby Current Input Voltage Input High Voltage IOL1 Sink Current IOH1 Source Current VOL=0.3V VOL=0.5V VOH=2.7V VOH=4.5V DB0~DB3, -0.9 DB0~DB3, Test Conditions Conditions load/LCD On-chip oscillator load/LCD Crystal oscillator load/LCD On-chip oscillator load/LCD Crystal oscillator load, Power down mode Min. Typ. -1.8 Max.
Ta=25°C Unit
Rev. 1.11
September 2008
PATENTED
Symbol Parameter Test Conditions DB0~DB3 Sink Current IOH2 DB0~DB3 Source Current IOL3 Common Sink Current IOH3 Common Source Current IOL4 Segment Sink Current IOH4 Segment Source Current RPH1 Pull-high Resistor RPH2 Pull-high Resistor Pull-low Resistor OP2, DB0~DB3, Conditions VOL=0.3V VOL=0.5V VOH=2.7V VOH=4.5V VOL=0.3V VOL=0.5V VOH=2.7V VOH=4.5V VOL=0.3V VOL=0.5V VOH=2.7V VOH=4.5V Min. -0.9 Typ. -1.8 -180 -140
HT1647A
Max. Unit
IOL2
A.C. Characteristics
Symbol Parameter Test Conditions System Clock fSYS2 System Clock fSYS3 System Clock fLCD1 Frame Frequency fLCD2 Frame Frequency fLCD3 tCOM fCLK1 Frame Frequency Common Period 4-Bit Data Clock Pin) Duty cycle Number External clock source Crystal oscillator On-chip oscillator 61/117 89/170 111/213 n/fLCD External clock source Crystal oscillator On-chip oscillator 32.768 32.768 Conditions Min. Typ. Max.
Ta=25°C Unit
fSYS1
61/117 89/170 111/213
Rev. 1.11
September 2008
PATENTED
Symbol Parameter Test Conditions fCLK2 4-Bit Data Clock Pin) 4-Bit Interface Reset Pulse Width (Figure tCLK Read mode Input Pulse Width (Figure Write mode Read mode Rise/Fall Time Serial Data Clock Width (Figure Setup Time Clock Width (Figure Hold Time Clock Width (Figure Setup Time Clock Width (Figure Hold Time Clock Width (Figure 3.34 1.67 6.67 Write mode Duty cycle Conditions Min. 3.34 Typ.
HT1647A
Max. Unit
tsu1
Figure
Figure
Figure
Rev. 1.11
September 2008
PATENTED
Functional Description
System Oscillator HT1647A system clock used generate time base/Watchdog Timer (WDT) clock frequency, driving clock, tone frequency. clock source from on-chip oscillator (32kHz), crystal oscillator (32.768kHz), external 32kHz clock setting. configuration system oscillator shown. After command executed, system clock will stop bias generator will turn off. That command available only on-chip oscillator crystal oscillator. Once system clock stops, display will become blank, time base/WDT loses function well. command used turn bias generator off. After bias generator switches issuing command, using command reduces power consumption, thus serving system power down command. external clock source chosen system clock, using command neither turn oscillator carry power down mode. crystal oscillator option applied connect external frequency 000H COM0 COM1 COM2 COM3 COM4 COM5 COM6 COM7 COM8 COM9 COM10 COM11 COM12 COM13 COM14 COM15 001H 002H 003H 004H 005H 006H 007H SEG0 008H 009H 00AH 00BH 00CH 00DH 00EH 00FH SEG1 SEG2 SEG61 017H -1EFH 016H -1EEH 015H -1EDH 014H -1ECH 013H -1EBH 012H -1EAH 011H -1E9H
HT1647A
source 32kHz OSCI pin. this case, system fails enter power down mode, similar case external 32kHz clock source operation. initial system power HT1647A state.
illa illa
System Oscillator Configuration Display Memory Structure static display organized into bits stores display data. contents directly mapped contents driver. Data accessed READ, WRITE READ-MODIFY-WRITE commands. following mapping from patterns. 1F0H 1F1H 1F2H 1F3H 1F4H 1F5H 1F6H 1F7H SEG62 1F8H 1F9H 1FAH 1FBH 1FCH 1FDH 1FEH 1FFH SEG63
010H -1E8H
Note: maps pixel decide 2-level gray scale. structure depends OP1, option. Rev. 1.11 September 2008
PATENTED
Write Data Mapping Option Option Level Selected Level2 (1,0) Level3 (0,1) Level4 (0,0) Level3 (0,1) Level2 (1,0) Level1 (1,1) Level4 (0,0) Level1 (1,1) Level3 (0,1) Level2 (1,0) Level4 (0,0) Level2 (1,0) Level3 (0,1) Level1 (1,1) Level4 (0,0) Level1 (1,1) Data Note
HT1647A
Level1 Level4 used Level1 Level2 used Level3 Level4 used Level2 Level3 used Level1 Level4 used Level1 Level3 used Level2 Level4 used Level2 Level3 used
(Select
(Select
Note: used select used select four level gray scale. default value OP1, (0,1,1). Gray Scale Level Decision HT1647A uses technique provide gray scale display only four level gray scale displayed simultaneously setting OP1~OP3 pads. used select used select four level gray scale. four level gray scale defined below table Data Defined Gray Scale write bits data only data written internal display RAM. OP1~OP3 pads setting shown following table Data Mapping Data Code (D3, (D1, Choice Gray Scale Level Level Level Level Level Gray Scale Display user choose 89Hz frame frequency, max. sections programmed suit satisfactory gray scale every level. Similarly, user choose 170Hz frame frequency, max. sections programmed suit satisfactory gray scale every level. HT1647A provides 5-bit data control length section. other words, max. gray scales generated 5-bit binary data. FRAME 89Hz mode, HT1647A only provides max. adjustable gray scales although expressed max. value bits binary code. When bits binary code value more than control circuit uniformly regards increase data indicates increase length active segment signal. varied length active segment signal displays varied gray scale TN-type, STN-type LCDs (refer table Similarly, displays varied color ECB-type LCDs. color display derived from ECB-type specification. FRAME 170Hz mode, HT1647A only provides max. adjustable gray scales although expressed max. value bits binary code. When bits binary code value more than control circuit uniformly regards user must appoint four kinds data four kinds different gray scale level commanding data (refer table
Data Defined Gray Scale Level Frame Frequency HT1647A provides kinds frame frequency option command code; 89Hz 170Hz respectively. FRAME 89Hz provides 89Hz frame frequency active segment signal width divided into sections concurrently. FRAME 170Hz provides 170Hz frame frequency active segment signal width divided into sections concurrently. sections display particularly gray scale more than sections data. default FRAME 89Hz. Rev. 1.11
September 2008
PATENTED
Name FRAME 170Hz FRAME 89Hz Command Code X100-0001-1000-XXXX X100-0001-1101-XXXX Function
HT1647A
Select 170Hz frame frequency active segment signal width divided into sections Select 89Hz frame frequency active segment signal width divided into sections
Frame Frequency Selection Command Code
Relationship Table between Data Gray Scale
Table FRAME 170Hz Mode Note: varied data displays various gray scale TN-type, STN-type LCDs. color display derives from ECB-type specification.
Table FRAME 89Hz Mode Name LEVEL LEVEL LEVEL LEVEL Command Code X100-001 B4-B3 B0-XXXX X100-010 B4-B3 B0-XXXX X100-011 B4-B3 B0-XXXX X100-100 B4-B3 B0-XXXX Function data gray scale level data gray scale level data gray scale level data gray scale level
Four Kinds Gray Scale Level Command Code
Rev. 1.11
September 2008
PATENTED
HT1647A
Example Waveform Type) Bias, 1/16 Duty Cycle Drive
Time Base Watchdog Timer time base generator share same counter which divided 256. clock programmed 1Hz, 2Hz, 128Hz output. TIMER DIS/EN/CLR, DIS/EN/CLR EN/DIS independent from each other. Once time-out
curs, will remain logic level until command issued. external clock selected system frequency source, command turns invalid power down mode fails carried until external clock source removed.
Time Base Configurations
Rev. 1.11
September 2008
PATENTED
Buzzer Tone Output simple tone generator implemented HT1647A. tone generator output pair differential driving signals which used generate single tone. executing TONE TONE commands there tone frequency outputs selectable that turn tone output. TONE TONE commands tone frequency 4kHz 2kHz, respectively. tone output turned invoking TONE command. tone outputs, namely pair differential driving outputs used drive piezo buzzer. Once system disabled tone output inhibited, outputs will remain level. Name Command Code Function
HT1647A
tion command, bias current selection command, gray scale level selection command, timer/WDT setting command, operating command. data mode, other hand, includes READ, WRITE, READ-MODIFY-WRITE operations. following data mode command mode Operation READ WRITE READ-MODIFY-WRITE COMMAND Mode Data Data Data Command
TONE X100-0000-1000-XXXX Turn-off tone output Turn-on tone output, TONE X100-0001-0000-XXXX tone frequency 4kHz Turn-on tone output, TONE X100-0001-0001-XXXX tone frequency 2kHz Buzzer Tone Output Command Code Command Format HT1647A configured software setting. There mode commands configure HT1647A resource transfer display data. configuration mode HT1647A called command mode, command mode 100. command mode consists system configuration command, system frequency selection command, configuration command, tone frequency selec-
successive commands have been issued, command mode omitted. While system operating non-successive command non-successive address data mode, should previous operation mode will also reset. returns operation mode should issued first. Bias Generator HT1647A bias voltage belongs internal resistor type. provides kinds bias option named bias bias respectively. recommended select bias TN-type, STN-type LCDs select bias ECB-type LCDs. also provides three kinds bias current option programming suitably drive panel. three kinds bias current large, middle, small, respectively. Usually, large panel excellently displayed large bias current. Relatively, consumes large current when command used. Small bias current provides power consumption during condition when normally displayed. following reference value table. Middle Bias Current 100mA 125mA Small Bias Current 40mA 50mA
VLCD
Bias
Large Bias Current 300mA 375mA
Rev. 1.11
September 2008
PATENTED
HT1647A
Internal Resistor Type Bias Generator Configurations
Interfacing Only lines required interface with HT1647A. line used initialize serial interface circuit terminate communication between host controller HT1647A. data command issued between host controller HT1647A first disabled then initialized. Before issuing mode command mode switching, high level pulse required initialize serial interface HT1647A. DB0~DB3 4-bit parallel data input/output lines. Data read written commands written have pass through DB0~DB3 lines. line READ clock input. Data clocked falling edge signal, clocked data will then appear DB0~DB3 lines. recommended that host controller read correct data during interval between rising edge next falling edge signal. line WRITE clock input. data, address, command DB0~DB3 lines clocked into HT1647A rising edge signal. There optional line used interface between host controller HT1647A. selected timer output overflow flag output setting. host controller perform time base function connecting with HT1647A.
Rev. 1.11
September 2008
PATENTED
Timing Diagrams
READ mode (command code
HT1647A
WRITE mode (command code
itin
itin
Rev. 1.11
September 2008
PATENTED
READ-MODIFY-WRITE mode (command code
HT1647A
Command mode (command code
Note: stands care
Rev. 1.11
September 2008
PATENTED
Application Circuits
Host Controller with HT1647A Display System
HT1647A
*Note: connection selected depending MCU. voltage applied VLCD must lower than VDD. Adjust display, VDD=5V, VLCD=4V, VR=15kW 20%. recommended select bias TN-type, STN-type LCDs select bias ECB-type LCDs. Adjust (external pull high resistance) time base clock.
Instruction Summary
Name READ WRITE Command Code A8110-A7A6A5A4A3A2A1A0D3D2D1D0 A8101-A7A6A5A4A3A2A1A0D3D2D1D0 Function Read data from Write data Read Write data Turn both system oscillator bias generator Turn system oscillator Turn display Turn display Disable time base output Disable time-out flag output Enable time base output Enable time-out flag output Turn tone outputs Clear contents time base generator Clear contents stage Turn tone output, tone frequency output: 4kHz Turn tone output, tone frequency output: 2kHz Def.
WRITE TIMER TIMER TONE TIMER TONE TONE X100-0000-0000-XXXX X100-0000-0001-XXXX X100-0000-0010-XXXX X100-0000-0011-XXXX X100-0000-0100-XXXX X100-0000-0101-XXXX X100-0000-0110-XXXX X100-0000-0111-XXXX X100-0000-1000-XXXX X100-0000-1101-XXXX X100-0000-1111-XXXX X100-0001-0000-XXXX X100-0001-0001-XXXX
Rev. 1.11
September 2008
PATENTED
Name (XTAL) LARGE BIAS MIDDLE BIAS SMALL BIAS BIAS BIAS FRAME 170Hz Command Code X100-0001-0010-XXXX X100-0001-0011-XXXX X100-0001-0100-XXXX X100-0001-0101-XXXX X100-0001-0110-XXXX X100-0001-0111-XXXX X100-0001-1000-XXXX X100-0001-1001-XXXX X100-0001-1010-XXXX X100-0001-1100-XXXX Function Disable output Enable output
HT1647A
Def.
System clock source, on-chip oscillator System clock source, external 32kHz clock source crystal oscillator 32.768kHz Large bias current option Middle bias current option Small bias current option bias option bias option Selects 170Hz frame frequency active segment signal width divided into sections
FRAME 89Hz LEVEL1 LEVEL2 LEVEL3 LEVEL4 F128 TEST NORMAL Note:
X100-0001-1101-XXXX X100-001 B4-B3 B0-XXXX X100-010 B4-B3 B0-XXXX X100-011 B4-B3 B0-XXXX X100-100 B4-B3 B0-XXXX X100-1010-0000-XXXX X100-1010-0001-XXXX X100-1010-0010-XXXX X100-1010-0011-XXXX X100-1010-0100-XXXX X100-1010-0101-XXXX X100-1010-0110-XXXX X100-1010-0111-XXXX X100-1111-1111-XXXX X100-1111-1110-XXXX
Selects 89Hz frame frequency active segment signal width divided into sections Sets data gray scale level Sets data gray scale level Sets data gray scale level Sets data gray scale level Time base clock output: time-out flag after: Time base clock output: time-out flag after: Time base clock output: time-out flag after: Time base clock output: time-out flag after: 1/2s Time base clock output: 16Hz time-out flag after: 1/4s Time base clock output: 32Hz time-out flag after: 1/8s Time base clock output: 64Hz time-out flag after: 1/16s Time base clock output: 128Hz time-out flag after: 1/32s Test mode, user use. Normal mode
stands care A8~A0: address D3~D0: data B4~B0: data D/C: Data/Command mode Def.: Power-on reset default bold forms, namely mode commands. these, indicates command mode successive commands have been issued, command mode except first command will omitted. tone frequency source time base/WDT clock frequency source derived from on-chip 32kHz oscillator, 32.768kHz crystal oscillator, external 32kHz clock. Calculation frequency based system frequency sources stated above. recommended that host controller should initialize HT1647A after power-on reset, otherwise, power reset fail, which turn leads malfunctioning HT1647A.
Rev. 1.11
September 2008
PATENTED
Package Information
100-pin Outline Dimensions
HT1647A
Symbol
Dimensions Min. 18.80 13.90 24.80 19.90 2.50 0.10 Nom. 0.65 0.30 0.10 Max. 19.20 14.10 25.20 20.10 3.10 3.40 1.40 0.20
Rev. 1.11
September 2008
PATENTED
HT1647A
Holtek Semiconductor Inc. (Headquarters) No.3, Creation Science Park, Hsinchu, Taiwan Tel: 886-3-563-1999 Fax: 886-3-563-1189 http://www.holtek.com.tw Holtek Semiconductor Inc. (Taipei Sales Office) 4F-2, 3-2, YuanQu St., Nankang Software Park, Taipei 115, Taiwan Tel: 886-2-2655-7070 Fax: 886-2-2655-7373 Fax: 886-2-2655-7383 (International sales hotline) Holtek Semiconductor Inc. (Shanghai Sales Office) Room, Floor, No.1 Building, No.2016 Yi-Shan Road, Minhang District, Shanghai, China 201103 Tel: 86-21-5422-4590 Fax: 86-21-5422-4705 http://www.holtek.com.cn Holtek Semiconductor Inc. (Shenzhen Sales Office) Unit Productivity Building, Gaoxin 2nd, Middle Zone High-Tech Industrial Park, ShenZhen, China 518057 Tel: 86-755-8616-9908, 86-755-8616-9308 Fax: 86-755-8616-9722 Holtek Semiconductor Inc. (Beijing Sales Office) Suite 1721, Jinyu Tower, A129 West Xuan Street, Xicheng District, Beijing, China 100031 Tel: 86-10-6641-0030, 86-10-6641-7751, 86-10-6641-7752 Fax: 86-10-6641-0125 Holtek Semiconductor Inc. (Chengdu Sales Office) 709, Building Champagne Plaza, No.97 Dongda Street, Chengdu, Sichuan, China 610016 Tel: 86-28-6653-6590 Fax: 86-28-6653-6591 Holtek Semiconductor (USA), Inc. (North America Sales Office) 46729 Fremont Blvd., Fremont, 94538 Tel: 1-510-252-9880 Fax: 1-510-252-9885 http://www.holtek.com
Copyright 2008 HOLTEK SEMICONDUCTOR INC. information appearing this Data Sheet believed accurate time publication. However, Holtek assumes responsibility arising from specifications described. applications mentioned herein used solely purpose illustration Holtek makes warranty representation that such applications will suitable without further modification, recommends products application that present risk human life malfunction otherwise. products authorized critical components life support devices systems. Holtek reserves right alter products without prior notification. most up-to-date information, please visit site http://www.holtek.com.tw.
Rev. 1.11
September 2008

Other recent searches


QBH-147 - QBH-147   QBH-147 Datasheet
QBH-9-147 - QBH-9-147   QBH-9-147 Datasheet
KS57C2202 - KS57C2202   KS57C2202 Datasheet
CURA101-HF - CURA101-HF   CURA101-HF Datasheet
CURA107-HF - CURA107-HF   CURA107-HF Datasheet
AT24RF08 - AT24RF08   AT24RF08 Datasheet
AT90S8515 - AT90S8515   AT90S8515 Datasheet
APTM100UM65DAG - APTM100UM65DAG   APTM100UM65DAG Datasheet

 

Privacy Policy | Disclaimer
© 2012 Datasheet Archive