| The Datasheet Archive - 100 Million Datasheets from 7500 Manufacturers. |
6-BIT, ECL-INTERFACED PROGRAMMABLE DELAY LINE (SERIES PDU1064H) D
Top Searches for this datasheetPDU1064H 6-BIT, ECL-INTERFACED PROGRAMMABLE DELAY LINE (SERIES PDU1064H) Digitally programmable delay steps Monotonic delay-versus-address variation Precise stable delays Input outputs fully 10KH-ECL interfaced buffered Fits 48-pin socket data delay devices, inc. PACKAGES DESCRIPTIONS A0-A5 Signal Input Signal Output Address Bits Output Enable Volts Ground PDU1064H-xxC5 PDU1064H-xxMC5 PDU1064H-xx PDU1064H-xxM FUNCTIONAL DESCRIPTION PDU1064H-series device 6-bit digitally programmable delay line. delay, TDA, from input (IN) output (OUT) depends address code (A5-A0) according following formula: TINC where address code, TINC incremental delay device, inherent delay device. incremental delay specified dash number device range from 0.5ns through 10ns, inclusively. enable (ENB) held during normal operation. When this signal brought HIGH, forced into state. address latched must remain asserted during normal operation. SERIES SPECIFICATIONS Total programmed delay tolerance: 2ns, whichever greater Inherent delay (TD0): 12ns typical Setup time propagation delay: Address input setup (TAIS): 3.6ns Disable output delay (TDISO): 1.7ns typical Operating temperature: Temperature coefficient: 100PPM/°C (excludes TD0) Supply voltage VEE: -5VDC Power Dissipation: 925mw typical load) Minimum pulse width: total delay DASH NUMBER SPECIFICATIONS Part Number PDU1064H-.5 PDU1064H-1 PDU1064H-2 PDU1064H-3 PDU1064H-4 PDU1064H-5 PDU1064H-6 PDU1064H-8 PDU1064H-10 Incremental Delay Step (ns) 10.0 Total Delay (ns) 31.5 12.6 15.7 18.9 25.2 31.5 2009 Data Delay Devices NOTE: dash number between shown also available. #97046 2/9/2009 DATA DELAY DEVICES, INC. Prospect Ave. Clifton, 07013 PDU1064H APPLICATION NOTES ADDRESS UPDATE PDU1064H memory device. such, special precautions must taken when changing delay address order prevent spurious output signals. timing restrictions shown Figure After last signal edge delayed appeared pin, minimum time, TOAX, required before address lines change. This time given following relation: TOAX i-1) TINC where address codes, respectively. Violation this constraint may, depending history input signal, cause spurious signals appear pin. possibility spurious signals persists until required TOAX elapsed. similar situation occurs when using signal disable output while active. this case, unit must held disabled state until device able "clear" itself. This achieved holding signal high signal time given TDISH TINC Violation this constraint may, depending history input signal, cause spurious signals appear pin. possibility spurious signals persists until required TDISH elapsed. INPUT RESTRICTIONS There three types restrictions input pulse width period listed Characteristics table. recommended conditions those which delay tolerance specifications monotonicity guaranteed. suggested conditions those which signals will propagate through unit without significant distortion. absolute conditions those which unit will produce some type output given input. When operating unit between recommended absolute conditions, delays deviate from their values frequency. However, these deviations will remain constant from pulse pulse input pulse width period remain fixed. other words, delay unit exhibits frequency pulse width dependence when operated beyond recommended conditions. Please consult technical staff Data Delay Devices your application specific high-frequency requirements. Please note that increment tolerances listed represent design goal. Although most delay increments will fall within tolerance, they guaranteed throughout address range unit. Monotonicity however, guaranteed over addresses. A5-A0 TAENS TENIS TOAX TDISO TAIS TDISH Figure Timing Diagram #97046 12/17/97 DATA DELAY DEVICES, INC. Tel: 973-773-2299 Fax: 973-773-9672 http://www.datadelay.com PDU1064H DEVICE SPECIFICATIONS TABLE CHARACTERISTICS PARAMETER Total Programmable Delay Inherent Delay Disable Output Delay Address Enable Setup Time Address Input Setup Time Enable Input Setup Time Output Address Change Disable Hold Time Absolute Input Period Suggested Recommended Absolute Input Pulse Width Suggested Recommended SYMBOL TDISO TAENS TAIS TENIS TOAX TDISH PERIN PERIN PERIN PWIN PWIN PWIN 12.0 UNITS TINC Text Text TABLE ABSOLUTE MAXIMUM RATINGS PARAMETER Supply Voltage Input Voltage Storage Temperature Lead Temperature SYMBOL TSTRG TLEAD -7.0 UNITS NOTES TABLE ELECTRICAL CHARACTERISTICS 75C) PARAMETER High Level Output Voltage Level Output Voltage High Level Input Voltage Level Input Voltage High Level Input Current Level Input Current SYMBOL -1.020 -1.950 -1.480 -0.735 -1.600 -1.070 UNITS NOTES MAX,50 MIN, #97046 12/17/97 DATA DELAY DEVICES, INC. Prospect Ave. Clifton, 07013 PDU1064H PACKAGE DIMENSIONS .400 TYP. 2.450 TYP. .020 .320 TYP. MAX. .150 ±.030 .100 .600 .700 .800 1.400 1.500 1.600 1.800 .075 2.300 .018 TYP. .012 TYP. .300 TYP. PDU1064H-xx (Commercial DIP) PDU1064H-xxM (Military DIP) .020 TYP. .040 TYP. .010±.002 .710 .590 ±.00 MAX. .882 ±.00 .007 ±.00 .090 1.100 2.080±.020 .100 .320 MAX. .050 ±.01 PDU1064H-xxC5 (Commercial SMD) PDU1064H-xxMC5 (Military SMD) #97046 12/17/97 DATA DELAY DEVICES, INC. Tel: 973-773-2299 Fax: 973-773-9672 http://www.datadelay.com PDU1064H DELAY LINE AUTOMATED TESTING TEST CONDITIONS INPUT: Ambient Temperature: 25oC Supply Voltage (Vcc): -5.0V 0.1V Input Pulse: Standard 10KH levels Source Impedance: Max. Rise/Fall Time: Max. (measured between 80%) Pulse Width: PWIN Total Delay Period: PERIN Total Delay OUTPUT: Load: Cload: Threshold: (VOH VOL) (Rising Falling) NOTE: above conditions test only restrict operation device. PULSE GENERATOR TRIG DEVICE UNDER TEST (DUT) TRIG OSCILLOSCOPE ADDRESS SELECT Test Setup PERIN TRISE INPUT SIGNAL TFALL TFALL TRISE OUTPUT SIGNAL Timing Diagram Testing #97046 12/17/97 DATA DELAY DEVICES, INC. Prospect Ave. Clifton, 07013 Other recent searchesUSB2660 - USB2660 USB2660 Datasheet USB2660i - USB2660i USB2660i Datasheet U2788 - U2788 U2788 Datasheet SN74ALS561A - SN74ALS561A SN74ALS561A Datasheet SN54ALS561A - SN54ALS561A SN54ALS561A Datasheet NP043A2 - NP043A2 NP043A2 Datasheet MDS1652 - MDS1652 MDS1652 Datasheet CXP913040 - CXP913040 CXP913040 Datasheet CXA1276 - CXA1276 CXA1276 Datasheet CD295 - CD295 CD295 Datasheet
Privacy Policy | Disclaimer |