MONOLITHIC 10-TAP FIXED DELAY LINE (SERIES 3D7220) PACKAGES

The Datasheet Archive - 100 Million Datasheets from 7500 Manufacturers.

MONOLITHIC 10-TAP FIXED DELAY LINE (SERIES 3D7220) PACKAGES

Datasheet Thumbnail

Top Searches for this datasheet

3D7220
MONOLITHIC 10-TAP FIXED DELAY LINE (SERIES 3D7220)
PACKAGES
All-silicon, low-power CMOS technology TTL/CMOS compatible inputs outputs Vapor phase, wave solderable Auto-insertable (DIP pkg.) ground bounce noise Leading- trailing-edge accuracy Delay range: 0.75ns through 7000ns Delay tolerance: 0.5ns Temperature stability: typical (-40C 85C) 3D7220-xx stability: typical (4.75V-5.25V) 3D7220G-xx Gull-Wing Minimum input pulse width: total delay 14-pin Gull-Wing available drop-in mechanical dimensions, click here. replacement hybrid delay lines package marking details, click here.
3D7220D-xx SOIC
3D7220S-xx
FUNCTIONAL DESCRIPTION
3D7220 10-Tap Delay Line product family consists fixed-delay CMOS integrated circuits. Each package contains single delay line, tapped buffered points spaced uniformly time. Tap-to-tap (incremental) delay values range from 0.75ns through 700ns. input reproduced outputs without inversion, shifted time user-specified dash number. 3D7220 TTL- CMOScompatible, capable driving 74LS-type loads, features both rising- falling-edge accuracy. all-CMOS 3D7220 integrated circuit been designed reliable, economic alternative hybrid fixed delay lines. offered standard 14-pin auto-insertable space saving surface mount 14-pin SOIC 16-pin packages.
DESCRIPTIONS
Delay Line Input Output (10%) Output (20%) Output (30%) Output (40%) Output (50%) Output (60%) Output (70%) Output (80%) Output (90%) Output (100%) Volts Ground
TABLE PART NUMBER SPECIFICATIONS
DASH NUMBER -.75 -1.5 -2.5 -100 -700 TOLERANCES TOTAL TAP-TAP DELAY (ns) DELAY (ns) 6.75 0.5* 0.75 0.5* 13.5 0.5* 18.0 0.5* 22.5 0.5* 36.0 0.7* 50.0 100.0 10.0 200.0 20.0 500.0 50.0 1000 7000 Rec'd Frequency 28.4 23.8 18.0 14.5 12.1 8.33 6.67 3.33 1.67 0.67 0.33 0.05 INPUT RESTRICTIONS Absolute Rec'd Frequency Pulse Width 166.7 17.6 166.7 21.0 166.7 27.8 166.7 34.5 125.0 41.2 133.3 60.0 66.7 75.0 33.3 16.7 6.67 3.33 1500 0.48 10500 Absolute Pulse Width 3.00 3.00 3.00 3.00 4.00 6.00 7.50 15.0 30.0 75.0 1050 2005 Data Delay Devices
Total delay referenced Tap1 output; Input-to-Tap1 5.0ns 1.0ns NOTE: dash number between shown also available standard.
#03004
5/8/2006
DATA DELAY DEVICES, INC.
Prospect Ave. Clifton, 07013
3D7220
APPLICATION NOTES
OPERATIONAL DESCRIPTION
3D7220 ten-tap delay line architecture shown Figure delay line composed number delay cells connected series. Each delay cell produces output replica signal present input, shifted time. delay cells matched share same compensation signals, which minimizes tap-totap delay deviations over temperature supply voltage variations. guarantee Table delay accuracy input frequencies higher than Maximum Operating Frequency, 3D7220 must tested user operating frequency. Therefore, facilitate production device identification, part number will include custom reference designator identifying intended frequency operation. programmed delay accuracy device guaranteed, therefore, only user specified input frequency. Small input frequency variation about selected frequency will only marginally impact programmed delay accuracy, all. Nevertheless, strongly recommended that engineering staff DATA DELAY DEVICES consulted.
INPUT SIGNAL CHARACTERISTICS
Frequency and/or Pulse Width (high low) operation adversely impact specified delay accuracy particular device. reasons dependency output delay accuracy input signal characteristics varied complex. Therefore Maximum Absolute Maximum operating input frequency Minimum Absolute Minimum operating pulse width have been specified.
OPERATING PULSE WIDTH
Absolute Minimum Operating Pulse Width (high low) specification, tabulated Table determines smallest Pulse Width delay line input signal that reproduced, shifted time device output, with acceptable pulse width distortion. Minimum Operating Pulse Width (high low) specification determines smallest Pulse Width delay line input signal which output delay accuracy tabulated Table guaranteed. guarantee Table delay accuracy input pulse width smaller than Minimum Operating Pulse Width, 3D7220 must tested user operating pulse width. Therefore, facilitate production device identification, part number will include
OPERATING FREQUENCY
Absolute Maximum Operating Frequency specification, tabulated Table determines highest frequency delay line input signal that reproduced, shifted time device output, with acceptable duty cycle distortion. Maximum Operating Frequency specification determines highest frequency delay line input signal which output delay accuracy guaranteed.
Temp Compensation
Figure 3D7220 Functional Diagram
#03004
5/8/2006
DATA DELAY DEVICES, INC.
Tel: 973-773-2299 Fax: 973-773-9672 http://www.datadelay.com
3D7220
APPLICATION NOTES (CONT'D)
custom reference designator identifying intended frequency duty cycle operation. programmed delay accuracy device guaranteed, therefore, only user specified input characteristics. Small input pulse width variation about selected pulse width will only marginally impact programmed delay accuracy, all. Nevertheless, strongly recommended that engineering staff DATA DELAY DEVICES consulted. circuitry minimize delay variations induced fluctuations power supply and/or temperature. thermal coefficient reduced PPM/C, which equivalent variation, over -40C operating range, from roomtemperature delay settings and/or 1.0ns, whichever greater. power supply coefficient reduced, over 4.75V-5.25V operating range, delay settings nominal 5.0VDC power supply and/or 1.0ns, whichever greater. essential that power supply adequately bypassed filtered. addition, power should impedance construction possible. Power planes preferred.
POWER SUPPLY TEMPERATURE CONSIDERATIONS
delay CMOS integrated circuits strongly dependent power supply temperature. monolithic 3D7220 programmable delay line utilizes novel innovative compensation
DEVICE SPECIFICATIONS
TABLE ABSOLUTE MAXIMUM RATINGS
PARAMETER Supply Voltage Input Voltage Input Current Storage Temperature Lead Temperature SYMBOL TSTRG TLEAD -0.3 -0.3 -1.0 VDD+0.3 UNITS NOTES
TABLE ELECTRICAL CHARACTERISTICS
(-40C 85C, 4.75V 5.25V) PARAMETER Static Supply Current* High Level Input Voltage Level Input Voltage High Level Input Current Level Input Current High Level Output Current Level Output Current Output Rise Fall Time SYMBOL -4.0 UNITS NOTES
-35.0 15.0
4.75V 2.4V 4.75V 0.4V
*IDD(Dynamic) where: Average capacitance load/tap (pf) Input frequency (GHz)
Input Capacitance typical Output Load Capacitance (CLD)
#03004
5/8/2006
DATA DELAY DEVICES, INC.
Prospect Ave. Clifton, 07013
3D7220
SILICON DELAY LINE AUTOMATED TESTING
TEST CONDITIONS
INPUT: Ambient Temperature: 25oC Supply Voltage (Vcc): 5.0V 0.1V Input Pulse: High 3.0V 0.1V 0.0V 0.1V Source Impedance: Max. Rise/Fall Time: Max. (measured between 0.6V 2.4V Pulse Width: PWIN 1.25 Total Delay Period: PERIN Total Delay OUTPUT: Rload: Cload: Threshold: 1.5V (Rising Falling)
Device Under Test
Digital Scope
NOTE: above conditions test only restrict operation device.
COMPUTER SYSTEM
PRINTER
PULSE GENERATOR
TRIG
DEVICE UNDER TEST (DUT)
OUT1 OUT2 OUT3 OUT4 OUT5 OUT6 OUT7 OUT8 OUT9 OUT10
TRIG DIGITAL SCOPE/ TIME INTERVAL COUNTER
Figure Test Setup PERIN tRISE INPUT SIGNAL
2.4V 1.5V 0.6V
tFALL
2.4V 1.5V 0.6V
tPHL
tPLH OUTPUT SIGNAL
1.5V
1.5V
Figure Timing Diagram
#03004
5/8/2006
DATA DELAY DEVICES, INC.
Tel: 973-773-2299 Fax: 973-773-9672 http://www.datadelay.com

MONOLITHIC 10-TAP FIXED DELAY LINE (SERIES 3D7220) PACKAGES

Top Searches for this datasheet

Other recent searches