AS6C6264A POWER CMOS SRAM 8192 static CMOS Access Times Comm

The Datasheet Archive - 100 Million Datasheets from 7500 Manufacturers.

AS6C6264A POWER CMOS SRAM 8192 static CMOS Access Times Comm

Datasheet Thumbnail

Top Searches for this datasheet

MARCH 2009
AS6C6264A
POWER CMOS SRAM
8192 static CMOS Access Times Common data inputs outputs Three-state outputs Typ. operating supply current Standby current: Data retention current TTL/CMOS-compatible Automatic reduction power dissipation long Read Write cycles Power supply voltage Operating temperature ranges: protection 2000 (MIL 883C M3015.7) Latch-up immunity Packages: PDIP28 (600 mil) SOP28 (330 mil)
DESCRIPTION
AS6C6264A static manufactured using CMOS process technology with following operating modes: Read Standby Write Data Retention memory array based 6transistor cell. circuit activated rising edge falling edge address control inputs open simultaneously. According information data inputs, outputs, active. Read cycle, data outputs activated falling edge afterwards data word read will available outputs DQ7. After address change, data outputs High-Z until read information available. data outputs have preferred state. memory driven CMOS levels active state, there change address, data input control signals operating current drops value operating current Standby mode. Read cycle finished falling edge rising edge respectively. Data retention guaranteed down With exception inputs consist gates, that pull-up/pull-down resistors required. This gate circuit allows achieve power standby requirements activation with TTLlevels too. circuit inactivated standby current
CONFIGURATION
DESCRIPTION
MARCH/2009
ALLIANCE MEMORY
PAGE
MARCH 2009
AS6C6264A
POWER CMOS SRAM
BLOCK DIAGRAM
TRUTH TABLE
MARCH/2009
ALLIANCE MEMORY
PAGE
MARCH 2009
AS6C6264A
POWER CMOS SRAM
CHARACTERISTICS
voltages referenced (ground). characteristics valid power supply voltage range operating temperature range specified. Dynamic measurements based rise fall time measured between well input levels timing reference level input output signals with exception tdis-times, which cases transition measured from steady-state voltage.
Stresses greater than those listed under ,,Absolute Maximum Ratings" cause permanent damage device. This stress rating only, functional operation device condition above those indicated operational sections this specification implied.Exposure absolute maximum rating conditions extended periods affect reliability Maximum voltage more than output should shorted same time. Duration short circuit should exceed
MARCH/2009
ALLIANCE MEMORY
PAGE
MARCH 2009
AS6C6264A
POWER CMOS SRAM
MARCH/2009
ALLIANCE MEMORY
PAGE
MARCH 2009
AS6C6264A
POWER CMOS SRAM
MARCH/2009
ALLIANCE MEMORY
PAGE
MARCH 2009
AS6C6264A
POWER CMOS SRAM
TEST CONFIGURATION FUNCTIONAL CHECK
MARCH/2009
ALLIANCE MEMORY
PAGE
MARCH 2009
AS6C6264A
POWER CMOS SRAM
MARCH/2009
ALLIANCE MEMORY
PAGE
MARCH 2009
AS6C6264A
POWER CMOS SRAM
information describes type component shall considered assured characteristic. Terms delivery rights change design reserved.
MARCH/2009
ALLIANCE MEMORY
PAGE
MARCH 2009
AS6C6264A
POWER CMOS SRAM
ORDERING INFORMATION
Alliance
AS6C6264A-70SCN AS6C6264A-70SIN AS6C6264A-70PCN AS6C6264A-70PIN
Organization
Range 5.5V 5.5V 5.5V 5.5V
Package 28pin 28pin 28pin P-DIP 28pin P-DIP
Operating Temp Commercial~ Industrial Commercial~ Industrial
Speed
PART NUMBERING SYSTEM
AS6C 6264 Device Number: Power (64K) Access Time Package Option: P=28pin 600mil PDIP S=28pin 330mil Temperature Range: Commercial Industrial (-40 Lead Free RoHS compliant part
SRAM prefix
MARCH/2009
ALLIANCE MEMORY
PAGE
MARCH 2009
AS6C6264A
POWER CMOS SRAM
Alliance Memory, Taylor Way, Copyright Alliance Memory Carlos, 94070, Rights Reserved Phone: 6506106800 Fax: 6506209211 www.alliancememory.com Copyright 2009 Alliance Memory, Inc. rights reserved. threepoint logo, name Intelliwatt trademarks registered trademarks Alliance. other brand product names trademarks their respective companies. Alliance reserves right make changes this document products time without notice. Alliance assumes responsibility errors that appear this document. data contained herein represents Alliance's best data and/or estimates time issuance. Alliance reserves right change correct this data anytime, without notice. product described herein under development, significant changes these specifications possible. information this product data sheet intended general descriptive information potential customers users, intended operate provide guarantee warrantee user customer. Alliance does assume responsibility liability arising application product described herein, disclaims express implied warranties related sale and/or Alliance products including liability warranties related fitness particular purpose, merchantability, infringement intellectual property rights, except express agreed Alliance's Terms Conditions Sale (which available from Alliance). sales Alliance products made exclusively according Alliance's Terms Conditions Sale. purchase products from Alliance does convey license under patent rights, copyrights; mask works rights, trademarks, other intellectual property rights Alliance third parties. Alliance does authorize products critical components lifesupporting systems where malfunction failure reasonably expected result significant injury user, inclusion Alliance products such lifesupporting systems implies that manufacturer assumes risk such agrees indemnify Alliance against claims arising from such use.
MARCH/2009
ALLIANCE MEMORY
PAGE

AS6C6264A POWER CMOS SRAM 8192 static CMOS Access Times Comm

Top Searches for this datasheet

Other recent searches