The Datasheet Archive - 100 Million Datasheets from 7500 Manufacturers.    


Datasheet Search Engine   
 
Part # or Description: • 5V RS232 Driver • 2SC5066* • "Real Time Clock" • "USB connector" • "blue led" 5mm • 10 watt zener diode • 2N3055* motorola
 
Search Tip: Try entering the part number only. Include a wildcard (eg. lm317* or 1n4148*)

 

 

Description SAR-1K provides flexible network-interface solution n


Datasheet Thumbnail

  

Download PDF



Top Searches for this datasheet



TAAD08JU21BCLSL3A-DB (SAR-1K) AAL2/AAL5 Engine, Versions
Description
SAR-1K provides flexible network-interface solution next-generation wireless infrastructure applications which efficient transport voice data information critical guaranteeing network user transmission efficiency network operator. Constructed using Agere Systems Inc. 0.16 CMOS technology, chip implements AAL2 AAL5 functions. Support AAL2 provided AAL/CPS function that maps/demaps variable-sized packets to/from ATM-SDU. total 1024 bidirectional CIDs supported. These CIDs transported within programmable number direction. SAR-1K supports AAL2 VCs, which allocated between ingress egress traffic. Support high-speed data switching provided whereby AAL5 routed through system interface toward their destinations. SAR-1K provides support 2032 bidirectional AAL5 internal context memory. Communication with SAR-1K accomplished through three primary interfaces:
System-on-a-chip integrated circuit supports Aadaptation process next-generation wireless base transmission station (BTS), node base station controller (BSC), radio network controller (RCN), voice gateway applications. Integrates Aadaptation layer (AAL2) segmentation reassembly (SAR) function support low-speed data voice traffic I.363.2. Provides AAL5 functionality I.363.5. Provides quality service (QoS) connection identifier (CID) multiplexing I.366.1. Integrates on-chip memory support combination 1024 bidirectional AAL2 CIDs 2032 bidirectional AAL5 VCs. On-board memory used connection management queue data storage. external memory needed. Software package includes following: Device manager source code (C-based device manager ready-to-use with host RTOS). Firmware embedded controller (executable binary). Setup file utility provision SAR-1K. manual available device manager software. Designed 0.16 low-power CMOS technology. digital compatibility; core power. enhanced ball-grid array (EBGA) package. temperature range.
host interface, which 32-bit synchronous slave interface primarily used configuration control along with transporting other management traffic. network interface, which 16-bit UTOPIA slave interface. system interface, which configured UTOPIA master interface UTOPIA-derived packet master interface. system interface supports both 8-bit 16-bit data widths.
Applications
network interface termination Voice traffic over A(VToA) trunking application Low-speed Aaccess AAL2 cross connect AAL2 AAL5 conversion
SAR-1K provides complete Aadaptation layer function, including AAL/CPS mapping functions, AAL2 SSSAR AAL2 SSTED. highly integrated, flexible architecture results unified SARing features, simpler operation, best-in-class operation with respect area, power, function.
TAAD08JU21BCLSL3A-DB (SAR-1K) AAL2/AAL5 Engine, Versions
Block Diagram
Figure shows SAR-1K's architectural block diagram protocol stack functional block diagram. seen Figure SAR-1K provides complete AAL2 AAL5 SARing functions single, highly integrated device. engine provides number segmentation reassembly options based AAL2 AAL5 standards while maintaining multiple traffic classes qualities service.
AADAPTATION TYPES DATA SSCS: AAL2 I.366.1 AAL2 CPS: I.363.2 AAL5: I.363.5 4-LEVEL INTRA-VC CIDS/VC MAXIMUM SUPPORTED BANDWIDTH: Mbits/SAR-1K SARatoga-2K
SCHEDULER EN(DE)QUEUE MEMORY INGRESS SYSTEM INTERFACE ADAPTATION BLOCK EGRESS SYSTEM INTERFACE ADAPTATION BLOCK
NETWORK INTERFACE UTOPIA
INGRESS CELL ADAPTATION BLOCK SUBPACKET QUEUE SCHEDULING BLOCK EGRESS CELL ADAPTATION BLOCK
SYSTEM INTERFACE UTOPIA
STATISTICS MANAGER
CONTROLLER ARM® CONTROLLER 32-bit HOST MICROPROCESSOR INTERFACE MEMORY
(ARM EMBEDDED DEVICE CONTROLLER (ARM RESPONSIBLE CONTROL FUNCTIONS CONFIGURATION, ON-CHIP RESOURCE MANAGEMENT, COMPILATION STATISTICAL INFORMATION PERFORMANCE MONITORING. PROVIDES ALARM CORRELATION AMONG BLOCKS FASTER FAULT DETECTION ISOLATION. CONTROLLED HIGH-LEVEL, SIMPLE, DEVICE-SPECIFIC COMMANDS ISSUED FROM EXTERNAL HOST DEVICE. INTERFACES EMBEDDED MEMORIES. CONTAINS PROGRAMMABLE INTERUPT CONTROLLER. CONTAINS WATCHDOG TIMER SEVEN ADDITIONAL GENERAL-PURPOSE TIMERS.
Architectural Block Diagram
SAR-1K SARatoga-2K
AAL2 DATA
SSTED
SSCS SSSAR AADATA DATA SYSTEM NETWORK INTERFACE (SIF/NIF) UTOPIA
AAL2 DATA PATM-DATA UNIDAT MAP-UNIDATA SYSTEM NETWORK INTERFACE (SIF/NIF) UTOPIA MAPPING
AAL2 DATA
AADATA DATA CPCS NULL
A
AAL5 DATA
AAL0 DATA
Protocol Stack Functional Block Diagram Figure Block Diagram SAR-1K Device
Agere Systems Inc.
TAAD08JU21BCLSL3A-DB (SAR-1K) AAL2/AAL5 Engine, Versions
Functional Overview
ATM-SAP provided layers UTOPIA interfaces associated control logic. engine adapts service-specific convergence sublayer (SSCS) packets into Acells, supporting both AAL2 AAL5 protocols. engine includes class-of-service multiplexing enable single AAL2 transport connections different traffic types. Figure shows Aadaptation protocols supported SAR-1K functional representation architecture.
USER TRAFFIC USER TRAFFIC USER TRAFFIC USER TRAFFIC
CIRCUIT MODE DATA SERVICES
VOICEBAND SERVICES
FRAME MODE DATA SERVICES
IWF/IWF
kbits/s DATA
INBAND SIGNALING
VOICE COMPRESSED VOICE
DEMOD
IMPLEMENTED SUPPORTED SAR-1K
SSCS TRUNKING I.366.2 AAL2 CPS: I.363.2
DATA SSCS I.366.1
AAL5 I.363.5
ALAYER I.361
FROM ATRUNKING USING AAL2 NARROWBAND SERVICES: AF-VTOA-0113.000 IMPLEMENTED SUPPORTED TAAD08JU2
Figure Functions Supported SAR-1K
SSCS packet exchanged with destination SSCS entity system network interface.
Underlying this system-on-chip implementation embedded device controller (EDC) that provides intelligent higher-level interface provisioning monitoring well alarm correlation statistics gathering. This higher-level, command-based interface simplifies integration SAR-1K into systems reducing firmware development efforts.
Egress Direction Data Flow
This section describes basic operation SAR-1K data received from network interface (shown left side Figure processed SAR-1K. Network Interface
SAR-1K receives cells from high-speed external PHY/TC framer device optionally through Alayer (switch), directly Aadaptation layer functions network interface (NIF). operates slave mode supports 16-bit data width.
Agere Systems Inc.
TAAD08JU21BCLSL3A-DB (SAR-1K) AAL2/AAL5 Engine, Versions
Functional Overview (continued)
Engine
engine receives cells network interface. This interface functions slave. Following processing, cells packets forwarded their destination system interface. system interface operates master mode supports 8-bit 16-bit data data widths. also operate modes:
Standard UTOPIA Level (also known UT2) cell-based MPHY master port. UTOPIA Level plus Packet-over-SONET (also known UT2+) MPHY master port.
engine provides following types services, based upon SSCS entity pertaining connection:
AAL5 reassembly AAL2/I.366.1 frame reassembly from AAL2 packets AAL2 demultiplexing case short packets)
addition, system interface cell-based UTOPIA-2 MPHY, engine demultiplex packets from AAL2 into AAL0 cells that AAL2 connections routed different destinations within system. engine provides class-of-service packet scheduling onto system interface port distribute service different types traffic weighted round-robin scheduler. engine provides quality-of-service scheduling onto both system network interfaces distribute service different types traffic hierarchy schedulers.
engine also detect that certain packets (CPS-SDUs reassembled AAL5 packets) destined external host device. this case, engine transfers packet buffer access external host SAR-1K device manager. Embedded Device Controller embedded device controller (EDC) consists microcontroller that manages general operation other blocks communicates with external host interface.
Agere Systems Inc.
TAAD08JU21BCLSL3A-DB (SAR-1K) AAL2/AAL5 Engine, Versions
Functional Overview (continued)
Ingress Direction Data Flow
transmit direction refers data transfer from system interface/host microprocessor, through SAR-1K through network interface. SSCS/AAL Layer Interaction
Data links received from following sources:
System interface External host microprocessor
Data from system interface formatted cells packets. case cell stream, SAR-1K's engine provide AAL0 CPS-packet AAL2 multiplexing; AAL5 cells passed directly Alayer. case packet stream, SAR-1K's engine programmed provide following processing (via engine):
AAL5 segmentation AAL2/I.366.1 frame SARing into AAL2 packets AAL2 multiplexing case short packets) AAL2 class-of-service scheduling (when multiple traffic classes share common AAL2
Data from external host microprocessor undergo either following:
AAL5 SARing SSCOP service AAL2 multiplexing packet AAL2/I.366.1 SARing
Agere Systems Inc.
TAAD08JU21BCLSL3A-DB (SAR-1K) AAL2/AAL5 Engine, Versions
ApplicationSAR-1K used several applications where low-speed Aaccess required. Target applications include following: network interface termination Voice traffic over A(VToA) trunking application Low-speed Aaccess AAL2 cross connect AAL2 AAL5 conversion following subsections describe SAR-1K each these applications.
Network Interface Termination
network interface termination, SAR-1K provides several useful features. First, third-generation systems require Atransport variety traffic types, including compressed speech, video, data, signaling information. SAR-1K supports this through features such AAL2 AAL5 transport, AAL2 multiplexing/ demultiplexing, scheduling. AAL2 especially useful these wireless systems because most speech packets short packets, AAL2 enables multiplexing several such packets into single Acell, realizing efficient transmission BSC. example, assuming CDMA-based EVRC speech compression algorithm, from user connections supported single T1/E1 span line. Moreover, each user connections pertain unique channel element (within BTS) must demultiplexed from into individual packets. SAR-1K provides this function mapping AAL-CIDs into AAL0 cells forwarding cells destination modem channel card. Third-generation wireless systems also anticipate higher user access speeds, ranging Mbits/s. air-frame, this corresponds 5000 octets user. Typically, such data will transported ATM/AAL5 flows with different requirements, depending source data.
BTS/NodeB LOW-SPEED ASWITCH MODEM CARD SAR-1K
5-9971(F)
Figure Application
Agere Systems Inc.
TAAD08JU21BCLSL3A-DB (SAR-1K) AAL2/AAL5 Engine, Versions
Applications (continued)
VToA Trunking Application
Typically, used transport services such voice services AAL1. However, low-speed access traffic, AAL1 inefficient cell header overhead. ATM/AAL1 either multiple samples kbits/s) pertaining single connection (with 5.875 worth speech) multiple samples pertaining multiple connections single Acell. However, efficient VToA provided efficiently transporting compressed speech. this application, speech first compressed, possibly utilizing silence-interval suppression. Then speech packet multiplexed into utilizing AAL2. SAR-1K supports this application normal AAL2 cross-connect mode, which cells forwarded SAR-1K from DSPs compressed into AAL2 SAR-1K This relieves from having provide transport protocol processing.
Note: interworking function provided between SAR-1K speech packets into ATM. example, small could used. However, concentration voice packets into should performed close egress port possible maximum statistical multiplexing across many sources. This SAR-1K provides advantage over localized stat-MUXing single card. Also, most SARs provide AAL2 support.
GR-303, TR008, V5.X
DS3/ STS1 SOFT ITCH
SAR-1K SARatoga-2K
A(PACKET) NETW
DS3/ STS1
LOCAL EXCHANGE (CLASS ITCH
SUPERMAPPER
SAR-1K SARatoga-2K SAR-1K SARatoga-2K SAR-1K SARatoga-2K
TADM
MICROPROCESSOR
VOICE PSTN
AAL2/5 ENGINE
NODE CLOCK
Figure Remote Access Concentrator Application
Agere Systems Inc.
TAAD08JU21BCLSL3A-DB (SAR-1K) AAL2/AAL5 Engine, Versions
Applications (continued)
Low-Speed AAccesIn this application, data from variety sources multiplexed into AAL2 using I.366.1 MUXing. I.366.1 pertains only type defines SSCS, CPCS, services necessary mapping larger packets (e.g., octets) to/from AAL2 VCs. SAR-1K provides support I.366.1 concentration enable Atransport variety low-speed services.
EDGE SWITCH ASWITCH HIGHSPEED C-A
LOW-SPEED ACPE SWITCH
SAR-1K
C-A
C-A
5-9975(F)
Figure Edge/Access Switch Application
AAL2 Cross Connect
SAR-1K processes data received AAL2 connections layer. packets queued either system interface looped back port received from network interface (NIF) port. This capability enables implement switching capability where data given terminated VC/CID demultiplexed from source remultiplexed into destination AAL2 with configurable CID. similar fashion, SAR-1K provide stand-alone AAL2 cross connect, illustrated Figure
AAL2 CIDs: SAR-1K AAL2 CIDs:
5-9976(F) R.01
Figure AAL2 Cross Connect
Agere Systems Inc.
TAAD08JU21BCLSL3A-DB (SAR-1K) AAL2/AAL5 Engine, Versions
Applications (continued)
AAL2 AAL5 Conversion
conversion provided following architecture: either network interface system interface, AAL2 CIDs received transformed into native SAR-1K data types. native SAR-1K data types then converted into AAL5 VCs. direction, AAL5 transmitted from using AAL0 (transparent) user flow.
following applicable conversions:
AAL2 AAL5 AAL2 AAL5 AAL5 AAL2 AAL5 AAL2 AAL2 AAL5 AAL2 AAL5 AAL5 AAL2 AAL5 AAL2
Figure shows flow data converted from AAL2 cells into AAL5 cells SIF.
NPAAL DATA SEGMENTED AAL5 (2nd USER FLOW)
SAR-1K
SCHEDULER EN(DE)QUEUE MEMORY
INGRESS CELL ADAPTATION BLOCK SUBPACKET QUEUE SCHEDULING BLOCK
INGRESS ADAPTATION BLOCK
NETWORK INTERFACE UTOPIA EGRESS CELL ADAPTATION BLOCK
SYSTEM INTERFACE UTOPIA EGRESS ADAPTATION BLOCK
STATISTICS MANAGER
CONTROLLER 32-bit HOST MICROPROCESSOR INTERFACE
CONTROLLER MEMORY
AAL5 DATA
AAL2 DATA CONVERTS AAL2 NPAAL (REASSEMBLE DATA STREAM) (1ST USER FLOW) AAL0 TUNNEL SEND AAL5 CELLS (3RD USER FLOW)
Figure AAL2 AAL5 Multiplexing
Agere Systems Inc.
registered trademark Advanced RISC Machines Limited.
additional information, contact your Agere Systems Account Manager following: INTERNET: http://www.agere.com E-MAIL: docmaster@agere.com AMERICA: Agere Systems Inc., Lehigh Valley Central Campus, Room 10A-301C, 1110 American Parkway Allentown, 18109-9138 1-800-372-2447, 610-712-4106 CANADA: 1-800-553-2448, 610-712-4106) ASIA: Agere Systems Hong Kong Ltd., Suites 3201 3210-12, 32/F, Tower Gateway, Harbour City, Kowloon Tel. (852) 3129-2000, (852) 3129-2020 CHINA: (86) 21-5047-1212 (Shanghai), (86) 755-25881122 (Shenzhen) JAPAN: (81) 3-5421-1600 (Tokyo), KOREA: (82) 2-767-1850 (Seoul), SINGAPORE: (65) 6778-8833, TAIWAN: (886) 2-2725-5858 (Taipei) EUROPE: Tel. (44)1344
Agere Systems Inc. reserves right make changes product(s) information contained herein without notice. liability assumed result their application. Agere, Agere Systems, Agere logo trademarks Agere Systems Inc.
Copyright 2003 Agere Systems Inc. Rights Reserved
2003 PB03-109ATM-1 (Replaces PB03-109ATM)

Other recent searches


SY87721L - SY87721L   SY87721L Datasheet
RH1034-1 - RH1034-1   RH1034-1 Datasheet
PX0734 - PX0734   PX0734 Datasheet
PX0733 - PX0733   PX0733 Datasheet
PDTA123J - PDTA123J   PDTA123J Datasheet
PD750108 - PD750108   PD750108 Datasheet
PD750008RC1 - PD750008RC1   PD750008RC1 Datasheet
PD750108PROMPD75P0116 - PD750108PROMPD75P0116   PD750108PROMPD75P0116 Datasheet
PD750108U11330J - PD750108U11330J   PD750108U11330J Datasheet
PAW1031 - PAW1031   PAW1031 Datasheet
FJX3906 - FJX3906   FJX3906 Datasheet
CNY74-2H - CNY74-2H   CNY74-2H Datasheet
CNY74-4H - CNY74-4H   CNY74-4H Datasheet
BG16080A - BG16080A   BG16080A Datasheet

 

Privacy Policy | Disclaimer
© 2012 Datasheet Archive