ACrossbar Element (ACE) part ATLANTA chip consisting four devices

The Datasheet Archive - 100 Million Datasheets from 7500 Manufacturers.

ACrossbar Element (ACE) part ATLANTA chip consisting four devices

Datasheet Thumbnail

Top Searches for this datasheet

LUC4AC01
ACrossbar Element (ACE)
part ATLANTA chip consisting four devices that provide highly integrated, innovative, complete VLSI solution implementing Alayer core Aswitch system. chip enables construction highperformance, feature-rich, cost-effective Aswitches, scalable over wide range switching capacities. This document discusses device.
Facilitates circuit board testing with on-chip IEEE standard boundary scan. Low-power monolithic fabricated CMOS technology, with tolerant TTL-level compatible I/O. Available 352-pin PBGA package.
Description
Figure shows architecture Aswitch designed with ATLANTA chip set. This document summarizes ATLANTA switch fabrics LUC4AC01 ACrossbar Element (ACE). ATLANTA device provides switching crossbar function three-stage Aswitch fabric. This crossbar element building block larger scalable three-stage switch fabrics OC-12 equivalent ports, Gbits/s systems). interfaces directly ATLANTA LUC4AS01 ASwitch Element (ASX) device used linking switch elements. Nonblocking, lossless, self-routing switch fabrics constructed using ATLANTA chip set. Each configurable provide four crossbars configuration, crossbars configuration, single crossbar configuration. supports novel internal backpressure routing algorithms companion device provides fail-safe access output ports. also provides system diagnostic features. Diagnostic reports include parity errors inputs, loss input port clock.
Features
Functions highly efficient, Gbits/s, Acrossbar element. Allows construction nonblocking, lossless, self-routing three-stage switch fabrics. Supports variable configurations more compact fabric design with higher port density. Each programmed provide crossbars different sizes. Supports port speeds Mbits/s Atraffic. Incorporates independent clocking input ports facilitate robust system designs eliminating clock trees allowing varied clock skews. Uses differential clocking provide noise immunity. Provides system diagnostic features, including detection reporting following error conditions: Input port parity error. Loss input port clock. Supports generic Intel* Motorola compatible 16-bit microprocessor interface with interrupt.
Intel registered trademark Intel Corporation. Motorola registered trademark Motorola, Inc. IEEE registered trademark Institute Electrical Electronics Engineers, Inc.
LUC4AC01 ACrossbar Element (ACE)
Description (continued)
INGRESS DIRECTION EGRESS DIRECTION
PORTS
SRAM
SRAM LUC4AS01 LUC4AS01
REDUNDANT BACKPLANE
LUC4AC01
LUC4AS01
LUC4AU01
LUC4AB01
LUC4AC01 LUC4AS01
MICROPROCESSOR INTERFACE LINE CARD PHYSICAL LAYER INTERFACE (MPHY)
BACKPLANE
SWITCH FABRIC
MICROPROCESSOR INTERFACE
PORTS SRAM SRAM
LUC4AS01
LUC4AC01
LUC4AS01
LUC4AU01 LUC4B01
LUC4AS01 LUC4AC01 LUC4AS01
MICROPROCESSOR INTERFACE LINE CARD
MICROPROCESSOR INTERFACE REDUNDANT SWITCH FABRIC
5-4554r9
Figure Architecture ASwitch Using ATLANTA Chip
Agere Systems Inc.
LUC4AC01 ACrossbar Element (ACE)
Description (continued)
block diagram brief description functionality each block follows.
INGRESS PORTS
INPUT PROCESSOR INPUT PROCESSOR INPUT PROCESSOR INPUT PROCESSOR INPUT PROCESSOR INPUT PROCESSOR INPUT PROCESSOR INPUT PROCESSOR SOURCE ARBITER
OUTPUT PROCESSOR OUTPUT PROCESSOR OUTPUT PROCESSOR OUTPUT PROCESSOR OUTPUT PROCESSOR OUTPUT PROCESSOR OUTPUT PROCESSOR OUTPUT PROCESSOR
EGRESS PORTS
(DATA) (PARITY) (START CELL) (CLOCK)
(DATA) (PARITY) (START CELL) (CLOCK)
GTSYNC SYSTEM CLOCK (GCLK) GRANT_n
CLOCKING SYNCHRONIZATION FEEDBACK GENERATION
BACKPRESSURE FROM THIRD-STAGE (F3T2 F3T2CLK) RESET (GRST) OUTPUT ENABLE (ACEOE)
MICROPROCESSOR INTERFACE
CONFIGURATION STATUS REGISTERS
TEST ACCESS PORT (JTAG)
TEST ACCESS PORT
5-4515Br6
Figure Block Diagram
Agere Systems Inc.
LUC4AC01 ACrossbar Element (ACE)
staging devices referred three-stage switch fabric. input stage called first stage (expander), output stage called third stage (concentrator). functionally similar ASX, without internal cell buffer handshake protocol between ensures that need store data). Conceptually, first stage expands number paths available switching data, while third stage concentrates data from center stage. three-stage ASX/ACE based switch fabric support ports with Mbits/s rates. 40-port Gbits/s total Athroughput) fabric design would eight devices stage expansion mode.
Description (continued)
Overview
shown Figure data each port clocked into input processor, then routed appropriate output processor. routing arbitration circuit, backpressure feedback generation circuit control movement data into crossbar elements. Control status communicated through 16-bit asynchronous microprocessor interface. Figure shows example ATLANTA-based switch fabric. switch fabric will switch inputs outputs. This achieved
FIRST-STAGE EXPANDER
CENTER-STAGE CROSSBAR
THIRD-STAGE CONCENTRATOR
MODULE
MODULE
MODULE
MODULE INPUT FROM PORT CARDS
MODULE
MODULE OUTPUT PORT CARDS
MODULE
MODULE
MODULE
MODULE
MODULE
MODULE
5-4523R5
Figure Example Mbits/s Switch Fabric Gbits/s throughput)
Agere Systems Inc.
LUC4AC01 ACrossbar Element (ACE)
Microprocessor Interface
microprocessor interface (MPI) provides general 16-bit asynchronous interface external processor accessing configuration status registers internal memory. also supports perfunction, maskable interrupts. interface operates identically interface ALM, ABM, ASX. designed support various 16-bit microprocessors with minimal glue logic, directly interface popular Intel Motorola microprocessors.
Description (continued)
Input Processors
input processors responsible accepting data into device. There eight input processors, each port. Each input port eight data bits, parity bit, start cell bit, differential clock. microprocessor must enable appropriate input ports. input processor shifts data checks parity. Input ports clocked independently. input port interface designed minimize risk undetected errors. differential clock provides system noise immunity prevent errors. addition, input processor detects presence input clock reports when input clock lost. input processor also checks incoming parity errors. Parity errors loss clock reported through microprocessor interface.
Test Access Port
incorporates logic support standard fivepin test access port (TAP), compatible with IEEE P1149.1 standard (JTAG), used boundary scan. contains instruction registers, data registers, control logic, instructions. controlled externally JTAG master. gives board-level test capability.
Output Processors
output processors perform opposite functions input processors. They handle shifting data. microprocessor disable output port.
Source Arbiter
source arbiter arbitrates access crossbar outputs center-stage module. source arbiter receives requests from first-stage modules. source arbiter then determines which these requests granted denied, taking into consideration output contention center-stage congestion third-stage modules switch fabric.
Agere Systems Inc.
additional information, contact your Agere Systems Account Manager following: INTERNET: http://www.agere.com E-MAIL: docmaster@agere.com AMERICA: Agere Systems Inc., Lehigh Valley Central Campus, Room 10A-301C, 1110 American Parkway Allentown, 18109-9138 1-800-372-2447, 610-712-4106 CANADA: 1-800-553-2448, 610-712-4106) ASIA: Agere Systems Hong Kong Ltd., Suites 3201 3210-12, 32/F, Tower Gateway, Harbour City, Kowloon Tel. (852) 3129-2000, (852) 3129-2020 CHINA: (86) 21-5047-1212 (Shanghai), (86) 755-25881122 (Shenzhen) JAPAN: (81) 3-5421-1600 (Tokyo), KOREA: (82) 2-767-1850 (Seoul), SINGAPORE: (65) 6778-8833, TAIWAN: (886) 2-2725-5858 (Taipei) EUROPE: Tel. (44) 1344
Agere Systems Inc. reserves right make changes product(s) information contained herein without notice. liability assumed result their application. Agere, Agere Systems, Agere logo trademarks Agere Systems Inc.
Copyright 1997 Agere Systems Inc. Rights Reserved
March 1997 PN96-066A

ACrossbar Element (ACE) part ATLANTA chip consisting four devices

Top Searches for this datasheet

Other recent searches