| The Datasheet Archive - 100 Million Datasheets from 7500 Manufacturers. |
This document contains detailed information power considerations, DC/A
Top Searches for this datasheetMPC8280EC/D Rev. 0.3, 6/2003 MPC8280 Hardware Specifications This document contains detailed information power considerations, DC/AC electrical characteristics, timing specifications .13µm (HiP7) members PowerQUICC IIfamily integrated communications processors-the MPC8280, MPC8275, MPC8270 (collectively referred throughout this document MPC8280). following topics addressed: Topic Section 1.1, "Features" Section 1.2, "Electrical Thermal Characteristics" Section 1.2.1, Electrical Characteristics" Section 1.2.2, "Thermal Characteristics" Section 1.2.3, Electrical Characteristics" Section 1.3, "Clock Configuration Modes" Section 1.3.1, "Local Mode" Section 1.3.2, "PCI Mode" Section 1.4, "Pinout" Section 1.5, "Package Description" Section 1.6, "Ordering Information" Page HiP7 members PowerQUICC family available packages-the standard package alternate package-as shown Table Note that throughout this document references MPC8280 MPC8270 inclusive VR-package devices unless otherwise specified. more information packages, contact your Motorola sales office. Table HiP7 PowerQUICC Device Packages (480 TBGA) MPC8280 MPC8270 (516 PBGA) MPC8275VR MPC8270VR PRELIMINARY-SUBJECT CHANGE WITHOUT NOTICE Features Figure shows block diagram. Shaded portions device-specific; refer notes below. Kbytes I-Cache I-MMU G2_LE Core System Interface Unit (SIU) Kbytes D-Cache D-MMU Interface Unit 60x-to-PCI Bridge 60x-to-Local Bridge Memory Controller Serial DMAs Virtual IDMAs Clock Counter System Functions bits, Local bits, Communication Processor Module (CPM) Timers Parallel Baud Rate Generators Interrupt Controller Instruction Data 32-bit RISC Microcontroller Program Microcode MCC11 MCC2 FCC1 FCC2 FCC3 SCC1 SCC2 SCC3 SCC4/ SMC1 SMC2 Layer Hardware1 Time Slot Assigner Serial Interface Ports2 RMII Ports UTOPIA Ports3 Non-Multiplexed Notes: MPC8280 only (not MPC8270 package (MPC8270VR MPC8275VR)) MPC8280 only TDMs MPC8270 package (MPC8270VR MPC8275VR)) MPC8280 MPC8275VR only (not MPC8270 MPC8270VR) Figure MPC8280 Block Diagram Features Dual-issue integer (G2_LE) core core version EC603e microprocessor System core microprocessor supporting frequencies 150-450 Separate 16-Kbyte data instruction caches: Four-way associative Physically addressed replacement algorithm PowerPC architecture-compliant memory management unit (MMU) Common on-chip processor (COP) test interface High-performance (SPEC95 benchmark MHz; Dhrystones MIPS MHz) major features MPC8280 follows: MPC8280 Hardware Specifications MOTOROLA Features Supports snooping data cache coherency Floating-point unit (FPU) Separate power supply internal logic Separate PLLs G2_LE core G2_LE core different frequencies power/performance optimization Internal core/bus clock multiplier that provides 2:1, 2.5:1, 3:1, 3.5:1, 4:1, 4.5:1, 5:1, 6:1, 7:1, ratios Internal CPM/bus clock multiplier that provides 2:1, 2.5:1, 3:1, 3.5:1, 4:1, 5:1, 6:1, ratios 64-bit data 32-bit address supports multiple master designs Supports single- four-beat burst transfers 64-, 32-, 16-, 8-bit port sizes controlled on-chip memory controller Supports data parity address parity 32-bit data 18-bit address local Single-master bus, supports external slaves Eight-beat burst transfers 32-, 16-, 8-bit port sizes controlled on-chip memory controller 60x-to-PCI bridge Programmable host bridge agent 32-bit data bus, 66.67/83.3/100 MHz, Synchronous asynchronous clock modes internal address space available external host memory block transfers PCI-to-60x address remapping bridge Specification Revision compliant supports frequencies On-chip arbitration Support PCI-to-60x-memory 60x-memory-to-PCI streaming Host Bridge Peripheral capabilities Includes channels following transfers: PCI-to-60x 60x-to-PCI 60x-to-PCI PCI-to-60x PCI-to-60x PCI-to-60x 60x-to-PCI 60x-to-PCI Includes configuration registers (which automatically loaded from EPROM used configure MPC8280) required standard well message doorbell registers Supports standard Hot-Swap friendly (supports Swap Specification defined PICMG R1.0 August 1998) MOTOROLA MPC8280 Hardware Specifications PRELIMINARY-SUBJECT CHANGE WITHOUT NOTICE Features Support 66.67/83.33/100 MHz, specification 60x-PCI core logic which uses buffer pool allocate buffers each port Makes local signals, there need additional pins System interface unit (SIU) Clock synthesizer Reset controller Real-time clock (RTC) register Periodic interrupt timer Hardware monitor software watchdog timer IEEE 1149.1 JTAG test access port Twelve-bank memory controller Glueless interface SRAM, page mode SDRAM, DRAM, EPROM, Flash other userdefinable peripherals Byte write enables selectable parity generation 32-bit address decodes with programmable bank size Three user programmable machines, general-purpose chip-select machine, page-mode pipeline SDRAM machine Byte selects width (60x) byte selects width (local) Dedicated interface logic SDRAM core disabled device used slave mode external core Communications processor module (CPM) Embedded 32-bit communications processor (CP) uses RISC architecture flexible support communications protocols Interfaces G2_LE core through on-chip 32-Kbyte dual-port data RAM, on-chip 32-Kbyte dual-port instruction controller Serial channels receive transmit serial channels Parallel registers with open-drain interrupt capability Virtual functionality executing memory-to-memory memory-to-I/O transfers Three fast communications controllers supporting following protocols: 10/100-Mbit Ethernet/IEEE 802.3 CDMA/CS interface through media independent interface (MII) reduced media independent interface (RMII) ATM-Full-duplex protocols Mbps, through UTOPIA interface, AAL5, AAL1, AAL0 protocols, CBR, VBR, UBR, traffic types, external connections Asupport MPC8270) Transparent HDLC-Up rates (clear channel) FCC2 also connected layer (MPC8280 only) multichannel controllers (MCCs) (one MPC8270) Each handles serial, full-duplex, 64-Kbps data channels. Each split into four subgroups channels each. MPC8280 Hardware Specifications MOTOROLA Features Almost combination subgroups multiplexed single multiple interfaces four interfaces Four serial communications controllers (SCCs) identical those MPC860, supporting digital portions following protocols: Ethernet/IEEE 802.3 CDMA/CS HDLC/SDLC HDLC Universal asynchronous receiver transmitter (UART) Synchronous UART Binary synchronous (BISYNC) communications Transparent Universal serial (USB) controller-supports both host slave modes serial management controllers (SMCs), identical those MPC860 Provide management devices general circuit interface (GCI) controllers timedivision-multiplexed (TDM) channels Transparent UART (low-speed operation) serial peripheral interface identical MPC860 inter-integrated circuit (I2C) controller (identical MPC860 controller) Microwire compatible Multiple-master, single-master, slave modes eight interfaces (four MPC8270) Supports groups four channels total eight TDMs (one group four MPC8270) 2,048 bytes byte resolution Independent transmit receive routing, frame synchronization Supports CEPT, T1/E1, T3/E3, pulse code modulation highway, ISDN basic rate, ISDN primary rate, Motorola interchip digital link (IDL), general circuit interface (GCI), user-defined serial interfaces Eight independent baud rate generators input clock pins supplying clocks FCCs, SCCs, SMCs, serial channels Four independent 16-bit timers that interconnected 32-bit timers Inverse multiplexing Acapabilities (IMA) (MPC8280 only).Supported eight transfer transmission convergence (TC) layers between TDMs FCC2. Transmission convergence (TC) layer (MPC8280 only) MOTOROLA MPC8280 Hardware Specifications PRELIMINARY-SUBJECT CHANGE WITHOUT NOTICE Electrical Thermal Characteristics 1.2.1 Electrical Thermal Characteristics Electrical Characteristics This section provides electrical specifications thermal characteristics MPC8280. This section describes electrical characteristics MPC8280. Table shows maximum electrical ratings. Table Absolute Maximum Ratings1 Rating Core supply voltage2 supply supply voltage2 Symbol VCCSYN VDDH TSTG Value -0.3 2.25 -0.3 2.25 -0.3 GND(-0.3) (-55) (+150) Unit voltage3 Input voltage4 Junction temperature Storage temperature range Absolute maximum ratings stress ratings only; functional operation (see Table maximums guaranteed. Stress beyond those listed affect device reliability cause permanent damage. Caution: VDD/VCCSYN must exceed VDDH more than time, including during power-on reset. Caution: VDDH exceed VDD/VCCSYN during power reset more than mSec. VDDH should exceed VDD/VCCSYN more than during normal operation. Caution: must exceed VDDH more than time, including during power-on reset. Table lists recommended operational voltage conditions. Table Recommended Operating Conditions1 Rating Core supply voltage supply voltage supply voltage Input voltage Junction temperature (maximum) Ambient temperature Symbol VCCSYN VDDH Value 1.425 1.575 1.425 1.575 3.135 3.465 (-0.3) 3.465 1052 0-702 Unit Caution: These recommended tested operating conditions. Proper operation outside these conditions guaranteed. Note that extended temperature parts range (-40) NOTE: Core, PLL, Supply Voltages VDDH, VCCSYN, must track each other must vary same direction-in positive direction (+0.165 VDDH +0.075 VCCSYN) negative direction (-0.165 VDDH -0.075 VCCSYN). MPC8280 Hardware Specifications MOTOROLA Electrical Thermal Characteristics This device contains circuitry protecting against damage high static voltage electrical fields; however, advised that normal precautions taken avoid application voltages higher than maximum-rated voltages this high-impedance circuit. Reliability operation enhanced unused inputs tied appropriate logic voltage level (either VCC). Figure shows undershoot overshoot voltage local memory interface MPC8280. Note that mode interface different. GVDD GVDD exceed tSDRAM_CLK Figure Overshoot/Undershoot Voltage Table shows electrical characteristics. Table Electrical Characteristics1 Characteristic Input high voltage, inputs except CLKIN Input voltage CLKIN input high voltage CLKIN input voltage Input leakage current, VDDH2 Hi-Z (off state) leakage current, Signal input current, Signal high input current, Output high voltage, except UTOPIA mode, open drain pins UTOPIA mode3 (UTOPIA pins only): -8.0mA PA[0-31] PB[4-31] PC[0-31] PD[4-31] UTOPIA mode3 (UTOPIA pins only): 8.0mA PA[0-31] PB[4-31] PC[0-31] PD[4-31] VDDH2 Symbol VIHC VILC 3.465 3.465 Unit MOTOROLA MPC8280 Hardware Specifications PRELIMINARY-SUBJECT CHANGE WITHOUT NOTICE Electrical Thermal Characteristics Table Electrical Characteristics1 (Continued) Characteristic 7.0mA ABB/IRQ2 A[0-31] TT[0-4] TBST TSIZE[0-3] AACK ARTRY DBB/IRQ3 D[0-63] DP(0)/RSRV/EXT_BR2 DP(1)/IRQ1/EXT_BG2 DP(2)/TLBISYNC/IRQ2/EXT_DBG2 DP(3)/IRQ3/EXT_BR3/CKSTP_OUT DP(4)/IRQ4/EXT_BG3/CORE_SREST DP(5)/TBEN/IRQ5/EXT_DBG3 DP(6)/CSE(0)/IRQ6 DP(7)/CSE(1)/IRQ7 PSDVAL GBL/IRQ1 CI/BADDR29/IRQ2 WT/BADDR30/IRQ3 L2_HIT/IRQ4 CPU_BG/BADDR31/IRQ5 CPU_DBG CPU_BR IRQ0/NMI_OUT IRQ7/INT_OUT/APE PORESET HRESET SRESET RSTCONF QREQ Symbol Unit MPC8280 Hardware Specifications MOTOROLA Electrical Thermal Characteristics Table Electrical Characteristics1 (Continued) Characteristic 5.3mA CS[0-9] CS(10)/BCTL1 CS(11)/AP(0) BADDR[27-28] BCTL0 PWE[0-7]/PSDDQM[0-7]/PBS[0-7] PSDA10/PGPL0 PSDWE/PGPL1 POE/PSDRAS/PGPL2 PSDCAS/PGPL3 PGTA/PUPMWAIT/PGPL4/PPBS PSDAMUX/PGPL5 LSDA10/LGPL0/PCI_MODCKH0 LSDWE/LGPL1/PCI_MODCKH1 LOE/LSDRAS/LGPL2/PCI_MODCKH2 LSDCAS/LGPL3/PCI_MODCKH3 LGTA/LUPMWAIT/LGPL4/LPBS LSDAMUX/LGPL5/PCI_MODCK MODCK1/AP(1)/TC(0)/BNKSEL(0) MODCK2/AP(2)/TC(1)/BNKSEL(1) MODCK3/AP(3)/TC(2)/BNKSEL(2) 3.2mA L_A14/PAR L_A15/FRAME/SMI L_A16/TRDY L_A17/IRDY/CKSTP_OUT L_A18/STOP L_A19/DEVSEL L_A20/IDSEL L_A21/PERR L_A22/SERR L_A23/REQ0 L_A24/REQ1/HSEJSW L_A25/GNT0 L_A26/GNT1/HSLED L_A27/GNT2/HSENUM L_A28/RST/CORE_SRESET L_A29/INTA L_A30/REQ2 L_A31 LCL_D(0-31)/AD(0-31) LCL_DP(0-3)/C/BE(0-3) PA[0-31] PB[4-31] PC[0-31] PD[4-31] Symbol Unit default configuration pins (PA[0-31], PB[4-31], PC[0-31], PD[4-31]) input. prevent excessive current, recommended either pull unused pins VDDH, configure them outputs. leakage current measured nominal VDDH,VCCSYN, VDD. MPC8280 MPC8275VR only. MOTOROLA MPC8280 Hardware Specifications PRELIMINARY-SUBJECT CHANGE WITHOUT NOTICE Electrical Thermal Characteristics 1.2.2 Thermal Characteristics Table describes thermal characteristics both packages. Refer Table information given device's package. Table Thermal Characteristics Value Characteristic Symbol TBGA package) PBGA package) °C/W °C/W °C/W °C/W Unit Flow Junction ambient- single-layer board1 Junction ambient- four-layer board Junction board2 Junction Natural convection Natural convection case3 Assumes thermal vias Thermal resistance between printed circuit board JEDEC JESD51-8. Board temperature measured surface board near package. Thermal resistance between case surface measured cold plate method (MIL SPEC-883 Method 1012.1). 1.2.2.1 Layout Practices Each should provided with low-impedance path board's power supply. Each ground should likewise provided with low-impedance path ground. power supply pins drive distinct groups logic chip. power supply should bypassed ground using least four by-pass capacitors located close possible four sides package. capacitor leads associated printed circuit traces connecting chip ground should kept less than half inch capacitor lead. four-layer board recommended, employing inner layers planes. output pins MPC8280 have fast rise fall times. Printed circuit (PC) trace interconnection length should minimized order minimize overdamped conditions reflections caused these fast output switching times. This recommendation particularly applies address data buses. Maximum trace lengths inches recommended. Capacitance calculations should consider device loads well parasitic capacitances traces. Attention proper layout bypassing becomes especially critical systems with higher capacitive loads because these loads create higher transient currents circuits. Pull unused inputs signals that will inputs during reset. Special care should taken minimize noise levels supply pins. Table provides preliminary, estimated power dissipation various configurations. Note that suitable thermal management required ensure junction temperature does exceed maximum specified value. Also note that power should included when determining whether heat sink. MPC8280 Hardware Specifications MOTOROLA Electrical Thermal Characteristics Table Estimated Power Dissipation Various Configurations1 Multiplication Factor Multiplication Factor PINT(W)2,3 (MHz) Vddl Volts Nominal 66.67 66.67 66.67 66.67 83.33 83.33 83.33 (MHz) (MHz) Maximum 0.85 0.95 1.25 1.45 0.85 1.15 1.35 Test temperature 105° PINT Watts Values include I/O. following estimates active based following speeds: 66.7 0.35 (nominal), (maximum) 83.3 (nominal), (maximum) (nominal), (maximum) 1.2.3 Electrical Characteristics following sections include illustrations tables clock diagrams, signals, outputs inputs 66.67/83.33/100 MPC8280 devices. Note that timings based 50-pf load. Typical output buffer impedances shown Table Table Output Buffer Impedances1 Output Buffers Local Memory controller Parallel Typical Impedance These typical values Impedance vary ±25% with process temperature. MOTOROLA MPC8280 Hardware Specifications PRELIMINARY-SUBJECT CHANGE WITHOUT NOTICE Electrical Thermal Characteristics 1.2.3.1 Characteristics Table Characteristics Outputs1 Table lists output characteristics. Spec Number Characteristic Maximum Delay Value (ns) Minimum Delay sp36a sp37a outputs-internal clock (NMSI) sp36b sp37b outputs-external clock (NMSI) sp38a sp39a SCC/SMC/SPI/I2C outputs-internal clock (NMSI) sp38b sp39b SCC/SMC/SPI/I2C outputs-external clock (NMSI) sp40 sp42 sp41 outputs/SI sp43 TIMER/IDMA outputs sp42a sp43a outputs Output specifications measured from level rising edge CLKIN level signal. Timings measured pin. Table lists input characteristics. Table Characteristics Inputs1 Spec Number Setup Hold sp16a sp17a inputs-internal clock (NMSI) sp16b sp17b inputs-external clock (NMSI) sp18a sp19a SCC/SMC/SPI/I2C inputs-internal clock (NMSI) sp18b sp19b SCC/SMC/SPI/I2C inputs-external clock (NMSI) sp20 sp22 Characteristic Setup Value (ns) Hold sp21 inputs/SI sp23 PIO/TIMER/IDMA inputs Input specifications measured from level signal level rising edge CLKIN. Timings measured pin. NOTE Although specifications generally reference rising edge clock, following timing diagrams also apply when falling edge active edge. MPC8280 Hardware Specifications MOTOROLA Electrical Thermal Characteristics Figure shows internal clock. BRG_OUT sp17a sp16a input signals sp36a/sp37a output signals Note: When GFMR[TCI] sp36a/sp37a output signals Note: When GFMR.[TCI] Figure Internal Clock Diagram Figure shows external clock. Serial ClKin sp17b sp16b input signals sp36b/sp37b output signals Note: When GFMR[TCI] sp36b/sp37b output signals Note: When GFMR[TCI] Figure External Clock Diagram MOTOROLA MPC8280 Hardware Specifications PRELIMINARY-SUBJECT CHANGE WITHOUT NOTICE Electrical Thermal Characteristics Figure shows SCC/SMC/SPI/I2C external clock. Serial CLKin sp18b SCC/SMC/SPI/I2C input signals (See note) sp19b sp38b/sp39b SCC/SMC/SPI/I2C output signals (See note) Note: There four possible timing conditions SPI: Input sampled rising edge output driven rising edge (shown). Input sampled rising edge output driven falling edge. Input sampled falling edge output driven falling edge. Input sampled falling edge output driven rising edge. Figure SCC/SMC/SPI/I2C External Clock Diagram Figure shows SCC/SMC/SPI/I2C internal clock. BRG_OUT sp18a SCC/SMC/SPI/I2C input signals (See note) sp19a sp38a/sp39a SCC/SMC/SPI/I2C output signals (See note) Note: There four possible timing conditions SPI: Input sampled rising edge output driven rising edge (shown). Input sampled rising edge output driven falling edge. Input sampled falling edge output driven falling edge. Input sampled falling edge output driven rising edge. Figure SCC/SMC/SPI/I2C Internal Clock Diagram Figure shows input output signals. MPC8280 Hardware Specifications MOTOROLA Electrical Thermal Characteristics Serial CLKin sp20 input signals sp40/sp41 output signals Note: There four possible timing conditions: Input sampled rising edge output driven rising edge (shown). Input sampled rising edge output driven falling edge. Input sampled falling edge output driven falling edge. Input sampled falling edge output driven rising edge. sp21 Figure Signal Diagram Figure shows timer signals. sp23 sp22 PIO/IDMA/TIMER[TGATE assertion] input signals (See note) sp23 sp22 TIMER input signal [TGATE deassertion] (See note) sp42/sp43 IDMA output signals sp42/sp43 sp42a/sp43a TIMER(sp42/43)/ PIO(sp42a/sp43a) output signals Note: TGATE asserted rising edge clock; deasserted falling edge. Figure Timer Signal Diagram 1.2.3.2 Characteristics Table lists input characteristics. MOTOROLA MPC8280 Hardware Specifications PRELIMINARY-SUBJECT CHANGE WITHOUT NOTICE Electrical Thermal Characteristics NOTE: Timing MPC8280 meets timing requirements Specification Revision 2.2. Refer Section 1.3.2, "PCI Mode" "Note: Tval (Output Hold)" determine specific clock configuration compliant. Table Characteristics Inputs1 Spec Number Setup Hold sp11 sp11a sp12 sp13 sp13a sp14 sp14a sp15 Characteristic Setup Value (ns) Hold sp10 AACK/TA/TS/DBG/BG/BR sp10 ARTRY/ sp10 Data normal mode sp10 Data PARITY modes sp10 Pipeline mode- Data PARITY modes sp10 pins sp10 Pipeline mode-DP pins sp10 other pins Input specifications measured from level signal level rising edge CLKIN. Timings measured pin. Table lists output characteristics. Table Characteristics Outputs1 Spec Number Characteristic Maximum Delay sp31 sp32 sp33a sp33b sp34 sp35 sp35a Value (ns) Minimum Delay sp30 PSDVAL/TEA/TA sp30 ADD/ADD_atr./BADDR/CI/GBL/WT sp30 Data sp30 sp30 Memory controller signals/ALE sp30 other signals sp30 bus2 Output specifications measured from level rising edge CLKIN level signal. Timings measured pin. achieve hold time 66.67/83.33/100 MHZ, minimum loading required. NOTE Activating data pipelining (setting BRx[DR] memory controller) improves timing. MPC8280 Hardware Specifications MOTOROLA Electrical Thermal Characteristics Figure shows interaction several signals. CLKin sp11 AACK/TA/TS/ DBG/BG/BR input signals sp11a ARTRY/TEA input signals sp12 DATA normal mode input signal sp15 other input signals sp31 PSDVAL/TEA/TA output signals sp32 ADD/ADD_atr/BADDR/CI/ GBL/WT output signals sp33a DATA output signals sp30 sp30 sp10 sp10 sp10 sp10 sp30 sp35 sp30 other output signals (except signals sp35a sp30 Figure Signals MOTOROLA MPC8280 Hardware Specifications PRELIMINARY-SUBJECT CHANGE WITHOUT NOTICE Electrical Thermal Characteristics Figure shows signal behavior parity modes (including ECC, parity, standard parity). CLKin sp10 sp13 DATA bus, ECC, PARITY mode input signals sp13a sp10 Pipeline mode- DATA bus, ECC, PARITY mode input signals sp14 mode input signal sp10 sp10 sp14a Pipeline mode- mode input signal sp33b mode output signal sp30 Figure Parity Mode Diagram Figure shows signal behavior MEMC mode. CLKin V_CLK Memory controller signals sp34/sp30 Figure MEMC Mode Diagram NOTE Generally, MPC8280 system output signals driven from rising edge input clock (CLKin). Memory controller signals, however, trigger four points within CLKin cycle. Each cycle divided four internal ticks: always occurs rising edge, falling edge, CLKin. However, spacing depends clock ratio selected, shown Table MPC8280 Hardware Specifications MOTOROLA Clock Configuration Modes Table Tick Spacing Memory Controller Signals Tick Spacing Occurs Rising Edge CLKin) Clock Ratio 1:2, 1:3, 1:4, 1:5, 1:2.5 1:3.5 CLKin 3/10 CLKin 4/14 CLKin CLKin CLKin CLKin CLKin 8/10 CLKin 11/14 CLKin Figure representation information Table CLKin 1:2, 1:3, 1:4, 1:5, CLKin 1:2.5 CLKin 1:3.5 Figure Internal Tick Spacing Memory Controller Signals NOTE machine outputs change internal tick determined memory controller programming; specifications relative internal tick. Note that SDRAM GPCM machine outputs change CLKin's rising edge. Clock Configuration Modes Table MPC8280 Clocking Modes Pins Clocking Mode Local host Clock Frequency Range (MHZ) 50-66 25-50 agent 50-66 25-50 Reference Table Table Table Table Table MPC8280 three clocking modes: local, host, agent. clocking mode according three input pins-PCI_MODE, PCI_CFG[0], PCI_MODCK-as shown Table PCI_MODE PCI_CFG[0] PCI_MODCK1 Determines clock frequency range. Refer Section 1.3.2, "PCI Mode." MOTOROLA MPC8280 Hardware Specifications PRELIMINARY-SUBJECT CHANGE WITHOUT NOTICE Clock Configuration Modes each clocking mode, configuration bus, core, PCI, frequencies determined seven bits during power-up reset-three hardware configuration pins (MODCK[1-3]) four bits from hardware configuration word[28-31] (MODCK_H). Both PLLs dividers according selected MPC8280 clock operation mode described following sections. 1.3.1 Local Mode Table lists default full configurations MPC8280 local mode. frequencies listed purpose illustration only. Users must select mode input frequency that resulting configuration does exceed frequency rating user's device. NOTE Clock configurations change only after asserted. Table Clock Configurations Local Mode1 Mode2 MODCK_H-MODCK[1-3] Clock3 (MHz) high Multiplication Factor4 Clock (MHz) high Multiplication Factor5 Clock (MHz) high Default Modes (MODCK_H= 0000) 0000_000 0000_001 0000_010 0000_011 0000_100 0000_101 0000_110 0000_111 62.5 50.0 62.5 50.0 50.0 50.0 50.0 41.7 133.3 133.3 100.0 100.0 167.0 167.0 160.0 160.0 187.5 150.0 250.0 200.0 100.0 100.0 125.0 104.2 400.0 400.0 400.0 400.0 334.0 334.0 400.0 400.0 250.0 250.0 250.0 250.0 125.0 150.0 125.0 125.0 533.3 666.7 400.0 500.0 417.5 501.0 400.0 480.0 Full Configuration Modes 0001_000 0001_001 0001_010 0001_011 0001_100 62.5 50.0 50.0 167.0 167.0 167.0 125.0 100.0 100.0 334.0 334.0 334.0 250.0 250.0 300.0 668.0 835.0 1002.0 Reserved Reserved 0001_101 0001_110 1000_111 0001_111 0010_000 0010_001 62.5 50.0 45.5 41.7 133.3 133.3 133.3 133.3 187.5 150.0 136.4 125.0 400.0 400.0 400.0 400.0 250.0 250.0 250.0 250.0 533.3 666.7 733.3 800.0 Reserved Reserved MPC8280 Hardware Specifications MOTOROLA Clock Configuration Modes Table Clock Configurations Local Mode1 (Continued) Mode2 MODCK_H-MODCK[1-3] 0010_010 0010_011 0010_100 0010_101 0010_110 Clock3 (MHz) 62.5 50.0 41.7 35.7 31.3 high 100.0 100.0 100.0 100.0 100.0 Multiplication Factor4 Clock (MHz) 250.0 200.0 166.7 142.9 125.0 high 400.0 400.0 400.0 400.0 400.0 Multiplication Factor5 Clock (MHz) 250.0 250.0 250.0 250.0 250.0 high 400.0 500.0 600.0 700.0 800.0 0010_111 0011_000 0011_001 0011_010 0011_011 50.0 41.7 35.7 31.3 80.0 80.0 80.0 80.0 Reserved 250.0 208.3 178.6 156.3 400.0 400.0 400.0 400.0 250.0 250.0 250.0 250.0 400.0 480.0 560.0 640.0 0011_100 0011_101 0011_110 0011_111 0100_000 41.7 35.7 31.3 66.7 66.7 66.7 Reserved Reserved 250.0 214.3 187.5 400.0 400.0 400.0 250.0 250.0 250.0 400.0 466.7 533.3 0101_101 0101_110 0101_111 0110_000 0110_001 0110_010 62.5 50.0 50.0 71.4 62.5 55.6 167.0 167.0 167.0 167.0 167.0 167.0 125.0 100.0 100.0 142.9 125.0 111.1 334.0 334.0 334.0 334.0 334.0 334.0 125.0 125.0 150.0 250.0 250.0 250.0 334.0 417.5 501.0 584.5 668.0 751.5 0110_011 0110_100 0110_101 0110_110 0110_111 0111_000 50.0 41.7 71.4 62.5 55.6 160.0 160.0 160.0 160.0 160.0 Reserved 125.0 104.2 178.6 156.3 138.9 400.0 400.0 400.0 400.0 400.0 125.0 125.0 250.0 250.0 250.0 400.0 480.0 560.0 640.0 720.0 0111_001 0111_010 Reserved Reserved MOTOROLA MPC8280 Hardware Specifications PRELIMINARY-SUBJECT CHANGE WITHOUT NOTICE Clock Configuration Modes Table Clock Configurations Local Mode1 (Continued) Mode2 MODCK_H-MODCK[1-3] 0111_011 0111_100 0111_101 0111_110 Clock3 (MHz) 41.7 71.4 62.5 55.6 high 133.3 133.3 133.3 133.3 Multiplication Factor4 Clock (MHz) 125.0 214.3 187.5 166.7 high 400.0 400.0 400.0 400.0 Multiplication Factor5 Clock (MHz) 125.0 250.0 250.0 250.0 high 400.0 466.7 533.3 600.0 0111_111 1000_000 1000_001 1000_010 1000_011 1000_100 1000_101 1000_110 71.4 62.5 55.6 50.0 45.5 114.3 114.3 114.3 114.3 114.3 Reserved Reserved Reserved 250.0 218.8 194.4 175.0 159.1 400.0 400.0 400.0 400.0 400.0 250.0 250.0 250.0 250.0 250.0 400.0 457.1 514.3 571.4 628.6 1100_000 1100_001 1100_010 Reserved Reserved Reserved 1101_000 Reserved "low" values minimum allowable frequencies given clock mode. minimum frequency guarantees required minimum operating frequency. Minimum frequency determined clock mode. modes with multiplication factor minimum frequency MHz, shown table. modes with multiplication factor 3.5, minimum frequency MHz. "high" values purpose illustration only. Users must select mode input frequency that resulting configuration does exceed frequency rating user's device. MODCK_H hard reset configuration word [28-31] (refer Section MPC8260 User's Manual). MODCK[1-3] three hardware configuration pins. local frequency. Identical CLKIN. multiplication factor clock/bus clock multiplication factor Core multiplication factor 1.3.2 Mode following tables show possible clock configurations MPC8280 both host agent modes. addition, note following: NOTE: PCI_MODCK mode only, PCI_MODCK comes from LGPL5 MODCK_H[0-3] comes from {LGPL0, LGPL1, LGPL2, LGPL3}. MPC8280 Hardware Specifications MOTOROLA Clock Configuration Modes NOTE: Tval (Output Hold) minimum Tval when PCI_MODCK minimum Tval when PCI_MODCK Therefore, designers should clock configurations that this condition achieve PCI-compliant timing. 1.3.2.1 Host Mode Table Table show configurations host mode. frequencies listed purpose illustration only. Users must select mode input frequency that resulting configuration does exceed frequency rating user's device. Table Clock Configurations Host Mode (PCI_MODCK=0)1,2 Mode3 MODCK_HMODCK[1-3] Clock4 (MHz) high Multiplication Factor5 Clock (MHz) high Multiplication Factor6 Clock (MHz) high Division Factor Clock (MHz) high Default Modes (MODCK_H=0000) 0000_000 0000_001 0000_010 0000_011 0000_100 0000_101 0000_110 0000_111 62.5 66.7 50.0 50.0 60.0 71.4 62.5 50.0 66.7 66.7 80.0 80.0 80.0 66.7 100.0 133.3 100.0 133.3 150.0 200.0 178.6 200.0 156.3 200.0 150.0 200.0 125.0 166.7 150.0 200.0 180.0 240.0 250.0 280.0 250.0 320.0 150.0 200.0 50.0 66.7 50.0 66.7 50.0 66.7 59.5 66.7 52.1 66.7 50.0 66.7 host mode (PCI_MODCK=1) only (refer Table 187.5 200.0 250.0 266.6 62.5 66.7 Full Configuration Modes 0001_000 0001_001 0001_010 0001_011 50.0 50.0 50.0 50.0 66.7 66.7 66.7 66.7 150.0 200.0 150.0 200.0 150.0 200.0 150.0 200.0 250.0 333.3 300.0 400.0 350.0 466.6 400.0 533.3 50.0 66.7 50.0 66.7 50.0 66.7 50.0 66.7 0010_000 0010_001 0010_010 0010_011 50.0 50.0 50.0 50.0 66.7 66.7 66.7 66.7 200.0 266.6 200.0 266.6 200.0 266.6 200.0 266.6 250.0 333.3 300.0 400.0 350.0 466.6 400.0 533.3 50.0 66.7 50.0 66.7 50.0 66.7 50.0 66.7 0010_100 0010_101 0010_110 75.0 100.0 75.0 100.0 75.0 100.0 300.0 400.0 300.0 400.0 300.0 400.0 375.0 500.0 412.5 549.9 450.0 599.9 50.0 66.7 50.0 66.7 50.0 66.7 MOTOROLA MPC8280 Hardware Specifications PRELIMINARY-SUBJECT CHANGE WITHOUT NOTICE Clock Configuration Modes Table Clock Configurations Host Mode (PCI_MODCK=0)1,2 (Continued) Mode3 MODCK_HMODCK[1-3] 0011_000 0011_001 0011_010 0011_011 Clock4 (MHz) 50.0 50.0 50.0 50.0 high 66.7 66.7 66.7 66.7 Multiplication Factor5 Clock (MHz) high Multiplication Factor6 Clock (MHz) high Division Factor Clock (MHz) high 50.0 66.7 50.0 66.7 50.0 66.7 50.0 66.7 250.0 333.3 250.0 333.3 250.0 333.3 250.0 333.3 250.0 333.3 300.0 400.0 350.0 466.6 400.0 533.3 0100_000 0100_001 0100_010 0100_011 50.0 50.0 50.0 66.7 66.7 66.7 300.0 400.0 300.0 400.0 300.0 400.0 Reserved 300.0 400.0 350.0 466.6 400.0 533.3 50.0 66.7 50.0 66.7 50.0 66.7 0101_000 0101_001 0101_010 0101_011 0101_100 50.0 50.0 66.7 66.7 100.0 133.3 100.0 133.3 125.0 166.7 150.0 200.0 50.0 66.7 50.0 66.7 host mode (PCI_MODCK=1) only (refer Table 62.5 55.6 66.7 66.7 125.0 133.3 111.1 133.3 250.0 266.6 250.0 300.0 62.5 66.7 55.6 66.7 0110_000 0110_001 0110_010 0110_011 0110_100 0110_101 0110_110 60.0 60.0 71.4 62.5 60.0 60.0 60.0 80.0 80.0 80.0 80.0 80.0 80.0 80.0 150.0 200.0 150.0 200.0 178.6 200.0 156.3 200.0 150.0 200.0 150.0 200.0 150.0 200.0 150.0 200.0 180.0 240.0 250.0 280.0 250.0 320.0 270.0 360.0 300.0 400.0 360.0 480.0 50.0 66.7 50.0 66.7 59.5 66.7 52.1 66.7 50.0 66.7 50.0 66.7 50.0 66.7 0111_000 0111_001 0111_010 0111_011 0111_100 62.5 55.6 66.7 66.7 50.0 66.7 150.0 200.0 Reserved 150.0 200.0 50.0 66.7 host mode (PCI_MODCK=1) only (refer Table 187.5 200.0 166.7 200.0 250.0 266.6 250.0 300.0 62.5 66.7 55.6 66.7 1000_000 1000_001 1000_010 66.7 71.4 88.9 88.9 200.0 266.6 214.3 266.6 Reserved 200.0 266.6 250.0 311.1 50.0 66.7 53.6 66.7 MPC8280 Hardware Specifications MOTOROLA Clock Configuration Modes Table Clock Configurations Host Mode (PCI_MODCK=0)1,2 (Continued) Mode3 MODCK_HMODCK[1-3] 1000_011 1000_100 1000_101 1000_110 Clock4 (MHz) 66.7 66.7 66.7 66.7 high 88.9 88.9 88.9 88.9 Multiplication Factor5 Clock (MHz) high Multiplication Factor6 Clock (MHz) high Division Factor Clock (MHz) high 50.0 66.7 50.0 66.7 50.0 66.7 50.0 66.7 200.0 266.6 200.0 266.6 200.0 266.6 200.0 266.6 266.7 355.5 300.0 400.0 400.0 533.3 433.3 577.7 1001_000 1001_001 1001_010 1001_011 1001_100 57.1 57.1 71.4 62.5 57.1 76.2 76.2 76.2 76.2 76.2 200.0 266.6 200.0 266.6 250.0 266.6 218.8 266.6 200.0 266.6 142.9 190.5 171.4 228.5 250.0 266.6 250.0 304.7 257.1 342.8 50.0 66.7 50.0 66.7 62.5 66.7 54.7 66.7 50.0 66.7 1001_101 1001_110 1001_111 85.7 114.3 85.7 114.3 85.7 114.3 300.0 400.0 300.0 400.0 300.0 400.0 428.6 571.4 471.4 628.5 514.3 685.6 50.0 66.7 50.0 66.7 50.0 66.7 1010_000 1010_001 1010_010 1010_011 1010_100 75.0 100.0 75.0 100.0 75.0 100.0 75.0 100.0 75.0 100.0 150.0 200.0 150.0 200.0 150.0 200.0 150.0 200.0 150.0 200.0 150.0 200.0 187.5 250.0 225.0 300.0 262.5 350.0 300.0 400.0 50.0 66.7 50.0 66.7 50.0 66.7 50.0 66.7 50.0 66.7 1011_000 1011_001 1011_010 1011_011 1011_100 1011_101 80.0 106.7 80.0 106.7 80.0 106.7 80.0 106.7 80.0 106.7 200.0 266.6 200.0 266.6 200.0 266.6 200.0 266.6 200.0 266.6 Reserved 200.0 266.6 240.0 320.0 280.0 373.3 320.0 426.6 360.0 480.0 50.0 66.7 50.0 66.7 50.0 66.7 50.0 66.7 50.0 66.7 1101_000 1101_001 1101_010 1101_011 1101_100 100.0 133.3 100.0 133.3 100.0 133.3 100.0 133.3 100.0 133.3 250.0 333.3 250.0 333.3 250.0 333.3 250.0 333.3 250.0 333.3 300.0 400.0 350.0 466.6 400.0 533.3 450.0 599.9 500.0 666.6 50.0 66.7 50.0 66.7 50.0 66.7 50.0 66.7 50.0 66.7 MOTOROLA MPC8280 Hardware Specifications PRELIMINARY-SUBJECT CHANGE WITHOUT NOTICE Clock Configuration Modes Table Clock Configurations Host Mode (PCI_MODCK=0)1,2 (Continued) Mode3 MODCK_HMODCK[1-3] Clock4 (MHz) high Multiplication Factor5 Clock (MHz) high Multiplication Factor6 Clock (MHz) high Division Factor Clock (MHz) high 1101_101 1101_110 125.0 166.7 125.0 166.7 250.0 333.3 250.0 333.3 375.0 500.0 500.0 666.6 50.0 66.7 50.0 66.7 1110_000 1110_001 1110_010 1110_011 1110_100 100.0 133.3 100.0 133.3 100.0 133.3 100.0 133.3 100.0 133.3 300.0 400.0 300.0 400.0 300.0 400.0 300.0 400.0 300.0 400.0 350.0 466.6 400.0 533.3 450.0 599.9 500.0 666.6 550.0 733.3 50.0 66.7 50.0 66.7 50.0 66.7 50.0 66.7 50.0 66.7 1100_000 1100_001 1100_010 Reserved Reserved Reserved "low" values minimum allowable frequencies given clock mode. minimum frequency guarantees required minimum operating frequency. Minimum frequency determined clock mode. modes with multiplication factor minimum frequency MHz, shown table. modes with multiplication factor 3.5, minimum frequency MHz. "high" values purpose illustration only. Users must select mode input frequency that resulting configuration does exceed frequency rating user's device. shown Table PCI_MODCK determines clock frequency range. Refer Table lower range configurations. MODCK_H hard reset configuration word [28-31] (refer Section MPC8260 User's Manual). MODCK[1-3] three hardware configuration pins. local frequency. Identical CLKIN. multiplication factor clock/bus clock multiplication factor Core multiplication factor Table Clock Configurations Host Mode (PCI_MODCK=1)1,2 Mode3 MODCK_HMODCK[1-3] Clock4 (MHz) high Multiplication Factor5 Clock (MHz) high Multiplication Factor6 Clock (MHz) high Division Factor Clock (MHz) high Default Modes (MODCK_H=0000) 0000_000 0000_001 0000_010 0000_011 0000_100 50.0 50.0 60.0 71.4 62.5 100.0 100.0 120.0 120.0 120.0 100.0 200.0 100.0 200.0 150.0 300.0 178.6 300.0 156.3 300.0 125.0 250.0 150.0 300.0 180.0 360.0 250.0 420.0 250.0 480.0 25.0 50.0 25.0 50.0 25.0 50.0 29.8 50.0 26.0 50.0 MPC8280 Hardware Specifications MOTOROLA Clock Configuration Modes Table Clock Configurations Host Mode (PCI_MODCK=1)1,2 (Continued) Mode3 MODCK_HMODCK[1-3] 0000_101 0000_110 0000_111 Clock4 (MHz) 50.0 71.4 62.5 high 100.0 100.0 100.0 Multiplication Factor5 Clock (MHz) high Multiplication Factor6 Clock (MHz) high Division Factor Clock (MHz) high 25.0 50.0 35.7 50.0 31.3 50.0 150.0 300.0 214.3 300.0 187.5 300.0 150.0 300.0 250.0 350.0 250.0 400.0 Full Configuration Modes 0001_000 0001_001 0001_010 0001_011 50.0 50.0 50.0 50.0 100.0 100.0 100.0 100.0 150.0 300.0 150.0 300.0 150.0 300.0 150.0 300.0 250.0 500.0 300.0 600.0 350.0 700.0 400.0 800.0 25.0 50.0 25.0 50.0 25.0 50.0 25.0 50.0 0010_000 0010_001 0010_010 0010_011 50.0 50.0 50.0 50.0 100.0 100.0 100.0 100.0 200.0 400.0 200.0 400.0 200.0 400.0 200.0 400.0 250.0 500.0 300.0 600.0 350.0 700.0 400.0 800.0 25.0 50.0 25.0 50.0 25.0 50.0 25.0 50.0 0010_100 0010_101 0010_110 50.0 45.5 41.7 75.0 75.0 75.0 200.0 300.0 181.8 300.0 166.7 300.0 250.0 375.0 250.0 412.5 250.0 450.0 33.3 50.0 30.3 50.0 27.8 50.0 0011_000 0011_001 0011_010 0011_011 50.0 41.7 35.7 31.3 50.0 50.0 50.0 50.0 250.0 250.0 208.3 250.0 178.6 250.0 156.3 250.0 250.0 250.0 250.0 300.0 250.0 350.0 250.0 400.0 50.0 50.0 41.7 50.0 35.7 50.0 31.3 50.0 0100_000 0100_001 0100_010 0100_011 41.7 35.7 31.3 50.0 50.0 50.0 250.0 300.0 214.3 300.0 187.5 300.0 Reserved 250.0 300.0 250.0 350.0 250.0 400.0 41.7 50.0 35.7 50.0 31.3 50.0 0101_000 0101_001 0101_010 0101_011 0101_100 50.0 50.0 71.4 62.5 55.6 100.0 100.0 100.0 100.0 100.0 100.0 200.0 100.0 200.0 142.9 200.0 125.0 200.0 111.1 200.0 125.0 250.0 150.0 300.0 250.0 350.0 250.0 400.0 250.0 450.0 25.0 50.0 25.0 50.0 35.7 50.0 31.3 50.0 27.8 50.0 MOTOROLA MPC8280 Hardware Specifications PRELIMINARY-SUBJECT CHANGE WITHOUT NOTICE Clock Configuration Modes Table Clock Configurations Host Mode (PCI_MODCK=1)1,2 (Continued) Mode3 MODCK_HMODCK[1-3] Clock4 (MHz) high Multiplication Factor5 Clock (MHz) high Multiplication Factor6 Clock (MHz) high Division Factor Clock (MHz) high 0110_000 0110_001 0110_010 0110_011 0110_100 0110_101 0110_110 60.0 60.0 71.4 62.5 60.0 60.0 60.0 120.0 120.0 120.0 120.0 120.0 120.0 120.0 150.0 300.0 150.0 300.0 178.6 300.0 156.3 300.0 150.0 300.0 150.0 300.0 150.0 300.0 150.0 300.0 180.0 360.0 250.0 420.0 250.0 480.0 270.0 540.0 300.0 600.0 360.0 720.0 25.0 50.0 25.0 50.0 29.8 50.0 26.0 50.0 25.0 50.0 25.0 50.0 25.0 50.0 0111_000 0111_001 0111_010 0111_011 0111_100 50.0 71.4 62.5 55.6 100.0 100.0 100.0 100.0 150.0 300.0 214.3 300.0 187.5 300.0 166.7 300.0 Reserved 150.0 300.0 250.0 350.0 250.0 400.0 250.0 450.0 25.0 50.0 35.7 50.0 31.3 50.0 27.8 50.0 1000_000 1000_001 1000_010 1000_011 1000_100 1000_101 1000_110 66.7 71.4 66.7 66.7 66.7 66.7 133.3 133.3 133.3 133.3 133.3 133.3 200.0 400.0 214.3 400.0 200.0 400.0 200.0 400.0 200.0 400.0 200.0 400.0 Reserved 200.0 400.0 250.0 466.7 266.7 533.3 300.0 600.0 400.0 800.0 433.3 866.7 25.0 50.0 26.8 50.0 25.0 50.0 25.0 50.0 25.0 50.0 25.0 50.0 1001_000 1001_001 1001_010 1001_011 1001_100 71.4 62.5 57.1 114.3 114.3 114.3 250.0 400.0 218.8 400.0 200.0 400.0 Reserved Reserved 250.0 400.0 250.0 457.1 257.1 514.3 31.3 50.0 27.3 50.0 25.0 50.0 1001_101 1001_110 1001_111 50.0 45.5 42.9 85.7 85.7 85.7 175.0 300.0 159.1 300.0 150.0 300.0 250.0 428.6 250.0 471.4 257.1 514.3 29.2 50.0 26.5 50.0 25.0 50.0 MPC8280 Hardware Specifications MOTOROLA Clock Configuration Modes Table Clock Configurations Host Mode (PCI_MODCK=1)1,2 (Continued) Mode3 MODCK_HMODCK[1-3] 1010_000 1010_001 1010_010 1010_011 1010_100 Clock4 (MHz) 75.0 75.0 75.0 75.0 75.0 high 150.0 150.0 150.0 150.0 150.0 Multiplication Factor5 Clock (MHz) high Multiplication Factor6 Clock (MHz) high Division Factor Clock (MHz) high 25.0 50.0 25.0 50.0 25.0 50.0 25.0 50.0 25.0 50.0 150.0 300.0 150.0 300.0 150.0 300.0 150.0 300.0 150.0 300.0 150.0 300.0 187.5 375.0 225.0 450.0 262.5 525.0 300.0 600.0 1011_000 1011_001 1011_010 1011_011 1011_100 1011_101 80.0 80.0 80.0 80.0 80.0 160.0 160.0 160.0 160.0 160.0 200.0 400.0 200.0 400.0 200.0 400.0 200.0 400.0 200.0 400.0 Reserved 200.0 400.0 240.0 480.0 280.0 560.0 320.0 640.0 360.0 720.0 25.0 50.0 25.0 50.0 25.0 50.0 25.0 50.0 25.0 50.0 1101_000 1101_001 1101_010 1101_011 1101_100 50.0 71.4 62.5 55.6 50.0 100.0 100.0 100.0 100.0 100.0 125.0 250.0 178.6 250.0 156.3 250.0 138.9 250.0 125.0 250.0 150.0 300.0 250.0 350.0 250.0 400.0 250.0 450.0 250.0 500.0 25.0 50.0 35.7 50.0 31.3 50.0 27.8 50.0 25.0 50.0 1101_101 1101_110 62.5 62.5 125.0 125.0 125.0 250.0 125.0 250.0 187.5 375.0 250.0 500.0 25.0 50.0 25.0 50.0 1110_000 1110_001 1110_010 1110_011 1110_100 71.4 62.5 55.6 50.0 50.0 100.0 100.0 100.0 100.0 100.0 214.3 300.0 187.5 300.0 166.7 300.0 150.0 300.0 150.0 300.0 250.0 350.0 250.0 400.0 250.0 450.0 250.0 500.0 275.0 550.0 35.7 50.0 31.3 50.0 27.8 50.0 25.0 50.0 25.0 50.0 1100_000 1100_001 1100_010 Reserved Reserved Reserved MOTOROLA MPC8280 Hardware Specifications PRELIMINARY-SUBJECT CHANGE WITHOUT NOTICE Clock Configuration Modes "low" values minimum allowable frequencies given clock mode. minimum frequency guarantees required minimum operating frequency. Minimum frequency determined clock mode. modes with multiplication factor minimum frequency MHz, shown table. modes with multiplication factor 3.5, minimum frequency MHz. "high" values purpose illustration only. Users must select mode input frequency that resulting configuration does exceed frequency rating user's device. shown Table PCI_MODCK determines clock frequency range. Refer Table higher range configurations. MODCK_H hard reset configuration word [28-31] (refer Section MPC8260 User's Manual). MODCK[1-3] three hardware configuration pins. local frequency. Identical CLKIN. multiplication factor clock/bus clock multiplication factor Core multiplication factor 1.3.2.2 Agent Mode Table Table show configurations agent mode. frequencies listed purpose illustration only. Users must select mode input frequency that resulting configuration does exceed frequency rating user's device. Table Clock Configurations Agent Mode (PCI_MODCK=0)1,2 Mode3 MODCK_HMODCK[1-3] Clock (MHz) high Multiplication Factor4 Clock (MHz) high Multiplication Factor5 Clock (MHz) high Division Factor Clock (MHz) high Default Modes (MODCK_H=0000 0000_000 0000_001 0000_010 0000_011 0000_100 0000_101 0000_110 0000_111 50.0 66.7 50.0 66.7 50.0 66.7 62.5 66.7 50.0 66.7 59.5 66.7 53.6 66.7 50.0 66.7 100.0 133.3 100.0 133.3 150.0 200.0 187.5 200.0 150.0 200.0 178.6 200.0 214.3 266.6 200.0 266.6 125.0 166.7 150.0 200.0 150.0 200.0 250.0 266.6 180.0 240.0 250.0 280.0 250.0 311.1 240.0 320.0 50.0 50.0 50.0 62.5 60.0 71.4 71.4 66.7 66.7 66.7 66.7 80.0 80.0 88.9 80.0 106.7 Full Configuration Modes 0001_001 0001_010 0001_011 0001_100 62.5 66.7 125.0 133.3 Reserved Reserved Reserved 250.0 266.6 31.3 33.3 0010_001 0010_010 0010_011 0010_100 50.0 66.7 59.5 66.7 52.1 66.7 50.0 66.7 150.0 200.0 178.6 200.0 156.3 200.0 150.0 200.0 180.0 240.0 250.0 280.0 250.0 320.0 270.0 360.0 60.0 71.4 62.5 60.0 80.0 80.0 80.0 80.0 MPC8280 Hardware Specifications MOTOROLA Clock Configuration Modes Table Clock Configurations Agent Mode (PCI_MODCK=0)1,2 (Continued) Mode3 MODCK_HMODCK[1-3] Clock (MHz) high Multiplication Factor4 Clock (MHz) high Multiplication Factor5 Clock (MHz) high Division Factor Clock (MHz) high 0011_000 0011_001 0011_010 0011_011 0011_100 Reserved Reserved Reserved Reserved Reserved 0100_000 0100_001 0100_010 0100_011 0100_100 62.5 66.7 55.6 66.7 187.5 200.0 166.7 200.0 50.0 66.7 150.0 200.0 Reserved Reserved 250.0 266.6 250.0 300.0 62.5 55.6 66.7 66.7 150.0 200.0 50.0 66.7 0101_000 0101_001 0101_010 0101_011 0101_100 0101_101 0101_110 50.0 66.7 50.0 66.7 50.0 66.7 50.0 66.7 50.0 66.7 50.0 66.7 50.0 66.7 250.0 333.3 250.0 333.3 250.0 333.3 250.0 333.3 250.0 333.3 250.0 333.3 250.0 333.3 250.0 333.3 300.0 400.0 350.0 466.6 400.0 533.3 450.0 599.9 500.0 666.6 550.0 733.3 100.0 133.3 100.0 133.3 100.0 133.3 100.0 133.3 100.0 133.3 100.0 133.3 100.0 133.3 0110_000 0110_001 0110_010 0110_011 0110_100 50.0 66.7 53.6 66.7 50.0 66.7 50.0 66.7 200.0 266.6 214.3 266.6 200.0 266.6 200.0 266.6 Reserved 200.0 266.6 250.0 311.1 266.7 355.5 300.0 400.0 66.7 71.4 66.7 66.7 88.9 88.9 88.9 88.9 0111_000 0111_001 0111_010 0111_011 50.0 66.7 50.0 66.7 50.0 66.7 50.0 66.7 150.0 200.0 150.0 200.0 150.0 200.0 150.0 200.0 150.0 200.0 187.5 250.0 225.0 300.0 262.5 350.0 75.0 100.0 75.0 100.0 75.0 100.0 75.0 100.0 1000_000 Reserved MOTOROLA MPC8280 Hardware Specifications PRELIMINARY-SUBJECT CHANGE WITHOUT NOTICE Clock Configuration Modes Table Clock Configurations Agent Mode (PCI_MODCK=0)1,2 (Continued) Mode3 MODCK_HMODCK[1-3] 1000_001 1000_010 1000_011 1000_100 1000_101 Clock (MHz) high 50.0 66.7 50.0 66.7 59.5 66.7 52.1 66.7 50.0 66.7 Multiplication Factor4 Clock (MHz) high Multiplication Factor5 Clock (MHz) high Division Factor Clock (MHz) 60.0 60.0 71.4 62.5 60.0 high 80.0 80.0 80.0 80.0 80.0 150.0 200.0 150.0 200.0 178.6 200.0 156.3 200.0 150.0 200.0 150.0 200.0 180.0 240.0 250.0 280.0 250.0 320.0 270.0 360.0 1001_000 1001_001 1001_010 1001_011 1001_100 62.5 66.7 55.6 66.7 250.0 266.6 222.2 266.6 Reserved Reserved Reserved 250.0 266.6 250.0 300.0 62.5 55.6 66.7 66.7 1010_000 1010_001 1010_010 1010_011 1010_100 50.0 66.7 53.6 66.7 50.0 66.7 50.0 66.7 200.0 266.6 214.3 266.6 200.0 266.6 200.0 266.6 Reserved 200.0 266.6 250.0 311.1 266.7 355.5 300.0 400.0 66.7 71.4 66.7 66.7 88.9 88.9 88.9 88.9 1011_000 1011_001 1011_010 1011_011 1011_100 50.0 66.7 50.0 66.7 50.0 66.7 50.0 66.7 200.0 266.6 200.0 266.6 200.0 266.6 200.0 266.6 Reserved 200.0 266.6 240.0 320.0 280.0 373.3 320.0 426.6 80.0 106.7 80.0 106.7 80.0 106.7 80.0 106.7 1100_101 1100_110 1100_111 1101_000 50.0 66.7 50.0 66.7 50.0 66.7 50.0 66.7 300.0 400.0 300.0 400.0 300.0 400.0 300.0 400.0 400.0 533.3 450.0 599.9 500.0 666.6 550.0 733.3 100.0 133.3 100.0 133.3 100.0 133.3 100.0 133.3 1101_001 1101_010 1101_011 1101_100 50.0 66.7 50.0 66.7 50.0 66.7 50.0 66.7 300.0 400.0 300.0 400.0 300.0 400.0 300.0 400.0 420.0 559.9 480.0 639.9 540.0 719.9 600.0 799.9 120.0 160.0 120.0 160.0 120.0 160.0 120.0 160.0 MPC8280 Hardware Specifications MOTOROLA Clock Configuration Modes Table Clock Configurations Agent Mode (PCI_MODCK=0)1,2 (Continued) Mode3 MODCK_HMODCK[1-3] Clock (MHz) high Multiplication Factor4 Clock (MHz) high Multiplication Factor5 Clock (MHz) high Division Factor Clock (MHz) high 1110_000 1110_001 1110_010 1110_011 50.0 66.7 50.0 66.7 50.0 66.7 50.0 66.7 250.0 333.3 250.0 333.3 250.0 333.3 250.0 333.3 312.5 416.6 375.0 500.0 437.5 583.3 500.0 666.6 125.0 166.7 125.0 166.7 125.0 166.7 125.0 166.7 1110_100 1110_101 1110_110 1110_111 50.0 66.7 50.0 66.7 50.0 66.7 50.0 66.7 250.0 333.3 250.0 333.3 250.0 333.3 250.0 333.3 333.3 444.4 375.0 500.0 416.7 555.5 458.3 611.1 83.3 111.1 83.3 111.1 83.3 111.1 83.3 111.1 1100_000 1100_001 1100_010 Reserved Reserved Reserved "low" values minimum allowable frequencies given clock mode. minimum frequency guarantees required minimum operating frequency. Minimum frequency determined clock mode. modes with multiplication factor minimum frequency MHz, shown table. modes with multiplication factor 3.5, minimum frequency MHz. "high" values purpose illustration only. Users must select mode input frequency that resulting configuration does exceed frequency rating user's device. shown Table PCI_MODCK determines clock frequency range. Refer Table lower range configurations. MODCK_H hard reset configuration word [28-31] (refer Section MPC8260 User's Manual). MODCK[1-3] three hardware configuration pins. multiplication factor clock/bus clock multiplication factor Core multiplication factor Table Clock Configurations Agent Mode (PCI_MODCK=1)1,2 Mode3 MODCK_HMODCK[1-3] Clock (MHz) high Multiplication Factor4 Clock (MHz) high Multiplication Factor5 Clock (MHz) high Division Factor Clock (MHz) high Default Modes (MODCK_H=0000) 0000_000 0000_001 0000_010 0000_011 25.0 25.0 25.0 31.3 50.0 50.0 50.0 50.0 100.0 200.0 100.0 200.0 150.0 300.0 187.5 300.0 125.0 250.0 150.0 300.0 150.0 300.0 250.0 400.0 50.0 100.0 50.0 100.0 50.0 100.0 62.5 100.0 MOTOROLA MPC8280 Hardware Specifications PRELIMINARY-SUBJECT CHANGE WITHOUT NOTICE Clock Configuration Modes Table Clock Configurations Agent Mode (PCI_MODCK=1)1,2 (Continued) Mode3 MODCK_HMODCK[1-3] 0000_100 0000_101 0000_110 0000_111 Clock (MHz) 25.0 29.8 26.8 25.0 high 50.0 50.0 50.0 50.0 Multiplication Factor4 Clock (MHz) high Multiplication Factor5 Clock (MHz) high Division Factor Clock (MHz) high 150.0 300.0 178.6 300.0 214.3 400.0 200.0 400.0 180.0 360.0 250.0 420.0 250.0 466.7 240.0 480.0 60.0 120.0 71.4 120.0 71.4 133.3 80.0 160.0 Full Configuration Modes 0001_001 0001_010 0001_011 0001_100 50.0 41.7 35.7 31.3 50.0 50.0 50.0 50.0 200.0 200.0 166.7 200.0 142.9 200.0 125.0 200.0 250.0 250.0 250.0 300.0 250.0 350.0 250.0 400.0 50.0 41.7 35.7 31.3 50.0 50.0 50.0 50.0 0010_001 0010_010 0010_011 0010_100 25.0 29.8 26.0 25.0 50.0 50.0 50.0 50.0 150.0 300.0 178.6 300.0 156.3 300.0 150.0 300.0 180.0 360.0 250.0 420.0 250.0 480.0 270.0 540.0 60.0 120.0 71.4 120.0 62.5 120.0 60.0 120.0 0011_000 0011_001 0011_010 0011_011 0011_100 46.9 41.7 50.0 50.0 187.5 200.0 166.7 200.0 31.3 50.0 125.0 200.0 Reserved Reserved 250.0 266.7 250.0 300.0 62.5 55.6 66.7 66.7 104.3 166.7 41.7 66.7 0100_000 0100_001 0100_010 0100_011 0100_100 25.0 35.7 31.3 27.8 50.0 50.0 50.0 50.0 150.0 300.0 214.3 300.0 187.5 300.0 166.7 300.0 Reserved 150.0 300.0 250.0 350.0 250.0 400.0 250.0 450.0 50.0 100.0 71.4 100.0 62.5 100.0 55.6 100.0 0101_000 0101_001 0101_010 0101_011 0101_100 0101_101 25.0 25.0 35.7 31.3 27.8 25.0 50.0 50.0 50.0 50.0 50.0 50.0 125.0 250.0 125.0 250.0 178.6 250.0 156.3 250.0 138.9 250.0 125.0 250.0 125.0 250.0 150.0 300.0 250.0 350.0 250.0 400.0 250.0 450.0 250.0 500.0 50.0 100.0 50.0 100.0 71.4 100.0 62.5 100.0 55.6 100.0 50.0 100.0 MPC8280 Hardware Specifications MOTOROLA Clock Configuration Modes Table Clock Configurations Agent Mode (PCI_MODCK=1)1,2 (Continued) Mode3 MODCK_HMODCK[1-3] 0101_110 Clock (MHz) 25.0 high 50.0 Multiplication Factor4 Clock (MHz) high Multiplication Factor5 Clock (MHz) high Division Factor Clock (MHz) high 125.0 250.0 275.0 550.0 50.0 100.0 0110_000 0110_001 0110_010 0110_011 0110_100 25.0 26.8 25.0 25.0 50.0 50.0 50.0 50.0 200.0 400.0 214.3 400.0 200.0 400.0 200.0 400.0 Reserved 200.0 400.0 250.0 466.7 266.7 533.3 300.0 600.0 66.7 133.3 71.4 133.3 66.7 133.3 66.7 133.3 0111_000 0111_001 0111_010 0111_011 25.0 25.0 25.0 25.0 50.0 50.0 50.0 50.0 150.0 300.0 150.0 300.0 150.0 300.0 150.0 300.0 150.0 300.0 187.5 375.0 225.0 450.0 262.5 525.0 75.0 150.0 75.0 150.0 75.0 150.0 75.0 150.0 1000_000 1000_001 1000_010 1000_011 1000_100 1000_101 25.0 25.0 29.8 26.0 25.0 50.0 50.0 50.0 50.0 50.0 150.0 300.0 150.0 300.0 178.6 300.0 156.3 300.0 150.0 300.0 Reserved 150.0 300.0 180.0 360.0 250.0 420.0 250.0 480.0 270.0 540.0 60.0 120.0 60.0 120.0 71.4 120.0 62.5 120.0 60.0 120.0 1001_000 1001_001 1001_010 1001_011 1001_100 31.3 27.8 50.0 50.0 250.0 400.0 222.2 400.0 Reserved Reserved Reserved 250.0 400.0 250.0 450.0 62.5 100.0 55.6 100.0 1010_000 1010_001 1010_010 1010_011 1010_100 25.0 26.8 25.0 25.0 50.0 50.0 50.0 50.0 200.0 400.0 214.3 400.0 200.0 400.0 200.0 400.0 Reserved 200.0 400.0 250.0 466.7 266.7 533.3 300.0 600.0 66.7 133.3 71.4 133.3 66.7 133.3 66.7 133.3 1011_000 Reserved MOTOROLA MPC8280 Hardware Specifications PRELIMINARY-SUBJECT CHANGE WITHOUT NOTICE Clock Configuration Modes Table Clock Configurations Agent Mode (PCI_MODCK=1)1,2 (Continued) Mode3 MODCK_HMODCK[1-3] 1011_001 1011_010 1011_011 1011_100 Clock (MHz) 25.0 25.0 25.0 25.0 high 50.0 50.0 50.0 50.0 Multiplication Factor4 Clock (MHz) high Multiplication Factor5 Clock (MHz) high Division Factor Clock (MHz) high 200.0 400.0 200.0 400.0 200.0 400.0 200.0 400.0 200.0 400.0 240.0 480.0 280.0 560.0 320.0 640.0 80.0 160.0 80.0 160.0 80.0 160.0 80.0 160.0 1100_101 1100_110 1100_111 1101_000 31.3 27.8 25.0 25.0 50.0 50.0 50.0 50.0 187.5 300.0 166.7 300.0 150.0 300.0 150.0 300.0 250.0 400.0 250.0 450.0 250.0 500.0 275.0 550.0 62.5 100.0 55.6 100.0 50.0 100.0 50.0 100.0 1101_001 1101_010 1101_011 1101_100 29.8 26.0 25.0 25.0 50.0 50.0 50.0 50.0 178.6 300.0 156.3 300.0 150.0 300.0 150.0 300.0 250.0 420.0 250.0 480.0 270.0 540.0 300.0 600.0 71.4 120.0 62.5 120.0 60.0 120.0 60.0 120.0 1110_000 1110_001 1110_010 1110_011 25.0 25.0 28.6 25.0 50.0 50.0 50.0 50.0 125.0 250.0 125.0 250.0 142.9 250.0 125.0 250.0 156.3 312.5 187.5 375.0 250.0 437.5 250.0 500.0 62.5 125.0 62.5 125.0 71.4 125.0 62.5 125.0 1110_100 1110_101 1110_110 1110_111 37.5 33.3 30.0 27.3 50.0 50.0 50.0 50.0 187.5 250.0 166.7 250.0 150.0 250.0 136.4 250.0 250.0 333.3 250.0 375.0 250.0 416.7 250.0 458.3 62.5 55.6 50.0 45.5 83.3 83.3 83.3 83.3 1100_000 1100_001 1100_010 Reserved Reserved Reserved "low" values minimum allowable frequencies given clock mode. minimum frequency guarantees required minimum operating frequency. Minimum frequency determined clock mode. modes with multiplication factor minimum frequency MHz, shown table. modes with multiplication factor 3.5, minimum frequency MHz. "high" values purpose illustration only. Users must select mode input frequency that resulting configuration does exceed frequency rating user's device. shown Table PCI_MODCK determines clock range. Refer Table higher range configurations. MPC8280 Hardware Specifications MOTOROLA Pinou3 MODCK_H hard reset configuration word [28-31] (refer Section MPC8260 User's Manual). MODCK[1-3] three hardware configuration pins. multiplication factor clock/bus clock multiplication factor Core multiplication factor 1.4.1 PinouZU Package-MPC8280 MPC8270 This section provides assignments pinout lists both HiP7 PowerQUICC packages. following figures table represent standard TBGA package. information alternate package, refer Section 1.4.2, Package-MPC8275VR MPC8270VR" page 1.4.1.1 Assignments Figure shows pinout package viewed from surface. MOTOROLA MPC8280 Hardware Specifications PRELIMINARY-SUBJECT CHANGE WITHOUT NOTICE Pinou Scale Figure Pinout TBGA Package (View from Top) Figure shows side profile TBGA package indicate direction surface view. View Copper Heat Spreader (Oxidized Insulation) Polymide Tape Soldermask Glob-Top Filled Area Glob-Top 1.27 Pitch Wire Bonds Copper Traces Attach Etched Cavity Pressure Sensitive Adhesive Figure Side View TBGA Package MPC8280 Hardware Specifications MOTOROLA Pinou Table shows pinout list MPC8280 MPC8270. Table defines conventions acronyms used Table Table MPC8280 MPC8270 Pinout LisPin Name Ball MPC8280/MPC8270 ABB/IRQ2 MPC8280 only (UTOPIA Pins) MOTOROLA MPC8280 Hardware Specifications PRELIMINARY-SUBJECT CHANGE WITHOUT NOTICE Pinout Table MPC8280 MPC8270 Pinout List (Continued) Name Ball MPC8280/MPC8270 TBST TSIZ0 TSIZ1 TSIZ2 TSIZ3 AACK ARTRY DBB/IRQ3 MPC8280 only (UTOPIA Pins) MPC8280 Hardware Specifications MOTOROLA Pinout Table MPC8280 MPC8270 Pinout List (Continued) Name Ball MPC8280/MPC8270 MPC8280 only (UTOPIA Pins) MOTOROLA MPC8280 Hardware Specifications PRELIMINARY-SUBJECT CHANGE WITHOUT NOTICE Pinout Table MPC8280 MPC8270 Pinout List (Continued) Name Ball MPC8280/MPC8270 DP0/RSRV/EXT_BR2 IRQ1/DP1/EXT_BG2 IRQ2/DP2/TLBISYNC/EXT_DBG2 IRQ3/DP3/CKSTP_OUT/EXT_BR3 IRQ4/DP4/CORE_SRESET/EXT_BG3 IRQ5/DP5/TBEN/EXT_DBG3 IRQ6/DP6/CSE0 IRQ7/DP7/CSE1 PSDVAL GBL/IRQ1 CI/BADDR29/IRQ2 WT/BADDR30/IRQ3 L2_HIT/IRQ4 CPU_BG/BADDR31/IRQ5 CPU_DBG CPU_BR MPC8280 only (UTOPIA Pins) MPC8280 Hardware Specifications MOTOROLA Pinout Table MPC8280 MPC8270 Pinout List (Continued) Name Ball MPC8280/MPC8270 CS10/BCTL1 CS11/AP0 BADDR27 BADDR28 BCTL0 PWE0/PSDDQM0/PBS0 PWE1/PSDDQM1/PBS1 PWE2/PSDDQM2/PBS2 PWE3/PSDDQM3/PBS3 PWE4/PSDDQM4/PBS4 PWE5/PSDDQM5/PBS5 PWE6/PSDDQM6/PBS6 PWE7/PSDDQM7/PBS7 PSDA10/PGPL0 PSDWE/PGPL1 POE/PSDRAS/PGPL2 PSDCAS/PGPL3 PGTA/PUPMWAIT/PGPL4/PPBS PSDAMUX/PGPL5 LWE0/LSDDQM0/LBS0/PCI_CFG0 LWE1/LSDDQM1/LBS1/PCI_CFG1 LWE2/LSDDQM2/LBS2/PCI_CFG2 LWE3/LSDDQM3/LBS3/PCI_CFG3 LSDA10/LGPL0/PCI_MODCKH0 LSDWE/LGPL1/PCI_MODCKH1 MPC8280 only (UTOPIA Pins) MOTOROLA MPC8280 Hardware Specifications PRELIMINARY-SUBJECT CHANGE WITHOUT NOTICE Pinout Table MPC8280 MPC8270 Pinout List (Continued) Name Ball MPC8280/MPC8270 LOE/LSDRAS/LGPL2/PCI_MODCKH2 LSDCAS/LGPL3/PCI_MODCKH3 LGTA/LUPMWAIT/LGPL4/LPBS LGPL5/LSDAMUX/PCI_MODCK L_A14/PAR L_A15/FRAME/SMI L_A16/TRDY L_A17/IRDY/CKSTP_OUT L_A18/STOP L_A19/DEVSEL L_A20/IDSEL L_A21/PERR L_A22/SERR L_A23/REQ0 L_A24/REQ1/HSEJSW L_A25/GNT0 L_A26/GNT1/HSLED L_A27/GNT2/HSENUM L_A28/RST/CORE_SRESET L_A29/INTA L_A30/REQ2 L_A31/DLLOUT LCL_D0/AD0 LCL_D1/AD1 LCL_D2/AD2 LCL_D3/AD3 LCL_D4/AD4 LCL_D5/AD5 LCL_D6/AD6 LCL_D7/AD7 LCL_D8/AD8 LCL_D9/AD9 LCL_D10/AD10 MPC8280 only (UTOPIA Pins) AA27 AA26 AA25 AB29 AB28 AB27 MPC8280 Hardware Specifications MOTOROLA Pinout Table MPC8280 MPC8270 Pinout List (Continued) Name Ball MPC8280/MPC8270 LCL_D11/AD11 LCL_D12/AD12 LCL_D13/AD13 LCL_D14/AD14 LCL_D15/AD15 LCL_D16/AD16 LCL_D17/AD17 LCL_D18/AD18 LCL_D19/AD19 LCL_D20/AD20 LCL_D21/AD21 LCL_D22/AD22 LCL_D23/AD23 LCL_D24/AD24 LCL_D25/AD25 LCL_D26/AD26 LCL_D27/AD27 LCL_D28/AD28 LCL_D29/AD29 LCL_D30/AD30 LCL_D31/AD31 LCL_DP0/C0/BE0 LCL_DP1/C1/BE1 LCL_DP2/C2/BE2 LCL_DP3/C3/BE3 IRQ0/NMI_OUT IRQ7/INT_OUT/APE TRST TRIS PORESET MPC8280 only (UTOPIA Pins) AA29 AA28 MOTOROLA MPC8280 Hardware Specifications PRELIMINARY-SUBJECT CHANGE WITHOUT NOTICE Pinout Table MPC8280 MPC8270 Pinout List (Continued) Name Ball MPC8280/MPC8270 HRESET SRESET QREQ RSTCONF MODCK1/AP1/TC0/BNKSEL0 MODCK2/AP2/TC1/BNKSEL1 MODCK3/AP3/TC2/BNKSEL2 CLKIN1 PA0/RESTART1/DREQ3 PA1/REJECT1/DONE3 PA2/CLK20/DACK3 PA3/CLK19/DACK4/L1RXD1A2 PA4/REJECT2/DONE4 PA5/RESTART2/DREQ4 PA6/FCC2_RXADDR3 PA7/SMSYN2/FCC2_TXADDR3 PA8/SMRXD2/FCC2_TXADDR4 PA9/SMTXD2 PA10/MSNUM5 PA11/MSNUM4 PA12/MSNUM3 PA13/MSNUM2 PA14/FCC1_MII_HDLC_RXD3 PA15/FCC1_MII_HDLC_RXD2 PA16/FCC1_MII_HDLC_RXD1/ FCCI_RMII_RXD1 PA17/FCC1_MII_HDLC_RXD0/ FCC1_MII_TRAN_RXD/ FCCI_RMII_RXD0 PA18/FCC1_MII_HDLC_TXD0/ FCC1_MII_TRAN_TXD/ FCC1_RMII_TXD0 FCC2_UTM_TXADDR2 FCC2_UTM_TXADDR1 FCC2_UTM_TXADDR0 FCC2_UTM_RXADDR0 FCC2_UTM_RXADDR1 FCC2_UTM_RXADDR2/FCC1_UT_RX PRTY L1RSYNCA1 L1TSYNCA1/L1GNTA1 L1RXD0A1/L1RXDA1 L1TXD0A1 FCC1_UT8_RXD0/FCC1_UT16_RXD8 FCC1_UT8_RXD1/FCC1_UT16_RXD9 FCC1_UT8_RXD2/ FCC1_UT16_RXD10 FCC1_UT8_RXD3/ FCC1_UT16_RXD11 FCC1_UT8_RXD4/ FCC1_UT16_RXD12 FCC1_UT8_RXD5/ FCC1_UT16_RXD13 FCC1_UT8_RXD6/ FCC1_UT16_RXD14 FCC1_UT8_RXD7/ FCC1_UT16_RXD15 FCC1_UT8_TXD7/FCC1_UT16_TXD15 MPC8280 only (UTOPIA Pins) AC291 AC251 AE281 AG291 AG281 AG261 AE241 AH251 AF231 AH231 AE221 AH221 AJ211 AH201 AG191 AF181 AF171 AE161 AJ161 MPC8280 Hardware Specifications MOTOROLA Pinout Table MPC8280 MPC8270 Pinout List (Continued) Name Ball MPC8280/MPC8270 PA19/FCC1_MII_HDLC_TXD1/ FCC1_RMII_TXD1 PA20/FCC1_MII_HDLC_TXD2 PA21/FCC1_MII_HDLC_TXD3 PA22 PA23 PA24/MSNUM1 PA25/MSNUM0 PA26/FCC1_RMII_RX_ER PA27/FCC1_MII_RX_DV/ FCC1_RMII_CRS_DV PA28/FCC1_MII_TX_EN/ FCC1_RMII_TX_EN PA29/FCC1_MII_TX_ER PA30/FCC1_MII_CRS/FCC1_RTS PA31/FCC1_MII_COL PB4/FCC3_MII_HDLC_TXD3/ L1RSYNCA2/FCC3_RTS PB5/FCC3_MII_HDLC_TXD2/ L1TSYNCA2/L1GNTA2 PB6/FCC3_MII_HDLC_TXD1/ FCC3_RMII_TXD1/ L1RXDA2/L1RXD0A2 PB7/FCC3_MII_HDLC_TXD0/ FCC3_RMII_TXD0/ FCC3_TXD/L1TXDA2/L1TXD0A2 PB8/FCC3_MII_HDLC_RXD0/ FCC3_RMII_RXD0/ FCC3_RXD/TXD3 PB9/FCC3_MII_HDLC_RXD1/ FCC3_RMII_RXD1/L1TXD2A2 PB10/FCC3_MII_HDLC_RXD2 PB11/FCC3_MII_HDLC_RXD3 PB12/FCC3_MII_CRS/TXD2 PB13/FCC3_MII_COL/L1TXD1A2 PB14/FCC3_MII_RMII_TX_EN PB15/FCC3_MII_TX_ER/RXD2 MPC8280 only (UTOPIA Pins) FCC1_UT8_TXD6/FCC1_UT16_TXD14 FCC1_UT8_TXD5/FCC1_UT16_TXD13 FCC1_UT8_TXD4/FCC1_UT16_TXD12 FCC1_UT8_TXD3/FCC1_UT16_TXD11 FCC1_UT8_TXD2/FCC1_UT16_TXD10 FCC1_UT8_TXD1/FCC1_UT16_TXD9 FCC1_UT8_TXD0/FCC1_UT16_TXD8 FCC1_UTM_RXCLAV/ FCC1_UTS_RXCLAV FCC1_UT_RXSOC FCC1_UTM_RXENB/ FCC1_UTS_RXENB FCC1_UT_TXSOC FCC1_UTM_TXCLAV/ FCC1_UTS_TXCLAV FCC1_UTM_TXENB/ FCC1_UTS_TXENB FCC2_UT8_RXD0 FCC2_UT8_RXD1 FCC2_UT8_RXD2 AG151 AJ131 AE131 AF121 AG111 AH91 AJ81 AH71 AF71 AD51 AF11 AD31 AB51 AD281 AD261 AD251 FCC2_UT8_RXD3 AE261 FCC2_UT8_TXD3/L1RSYNCD1 AH271 FCC2_UT8_TXD2/L1TSYNCD1/ L1GNTD1 FCC2_UT8_TXD1/L1RXDD1 FCC2_UT8_TXD0/L1TXDD1 L1CLKOB1/L1RSYNCC1 L1RQB1/L1TSYNCC1/L1GNTC1 L1RXDC1 L1TXDC1 AG241 AH241 AJ241 AG221 AH211 AG201 AF191 MOTOROLA MPC8280 Hardware Specifications PRELIMINARY-SUBJECT CHANGE WITHOUT NOTICE Pinout Table MPC8280 MPC8270 Pinout List (Continued) Name Ball MPC8280/MPC8270 PB16/FCC3_MII_RMII_RX_ER/CLK18 PB17/FCC3_MII_RX_DV/CLK17/ FCC3_RMII_CRS_DV PB18/FCC2_MII_HDLC_RXD3/ L1CLKOD2/L1RXD2A2 PB19FCC2_MII_HDLC_RXD2/ L1RQD2/L1RXD3A2 PB20/FCC2_MII_HDLC_RMII_RXD1 /L1RSYNCD2/L1TXD1A1 PB21//FCC2_MII_HDLC_RMII_RXD0/ FCC2_TRAN_RXD/L1TSYNCD2/ L1GNTD2 PB22/FCC2_MII_HDLC_TXD0/ FCC2_TXD/FCC2_RMII_TXD0/ L1RXDD2 PB23/FCC2_MII_HDLC_TXD1/ L1RXD2A1/L1TXDD2/ FCC2_RMII_TXD1 PB24/FCC2_MII_HDLC_TXD2/ L1RSYNCC2 PB25/FCC2_MII_HDLC_TXD3/ L1TSYNCC2/L1GNTC2 PB26/FCC2_MII_CRS/L1RXDC2 PB27/FCC2_MII_COL/L1TXDC2 PB28/FCC2_MII_RX_ER/ FCC2_RMII_RX_ER/FCC2_RTS/ L1TSYNCB2/L1GNTB2/TXD1 PB29/L1RSYNCB2/FCC2_MII_TX_EN/ FCC2_UTM_RXCLAV/ FCC2_RMII_TX_EN FCC2_UTS_RXCLAV PB30/FCC2_MII_RX_DV/ FCC2_RMII_CRS_DV/L1RXDB2 PB31/FCC2_MII_TX_ER/L1TXDB2 PC0/DREQ1/BRGO7/SMSYN2/ L1CLKOA2 PC1/DREQ2/BRGO6/L1RQA2/ SPISEL PC2/FCC3_CD/DONE2 PC3/FCC3_CTS/DACK2/CTS4/ USB_RP PC4/SI2_L1ST4/FCC2_CD FCC2_UT8_TXD3 FCC2_UT8_TXD2 FCC2_UTM_RXENB/ FCC2_UTS_RXENB FCC2_UT_TXSOC FCC2_UT_RXSOC MPC8280 only (UTOPIA Pins) L1CLKOA1 L1RQA1 FCC2_UT8_RXD4 FCC2_UT8_RXD5 FCC2_UT8_RXD6 FCC2_UT8_RXD7/L1TXD2A1 AJ181 AJ171 AE141 AF131 AG121 AH111 FCC2_UT8_TXD7/L1RXD1A1 AH161 FCC2_UT8_TXD6/L1RXD2A1 AE151 FCC2_UT8_TXD5/L1RXD3A1 FCC2_UT8_TXD4/L1TXD3A1 FCC2_UT8_TXD1 FCC2_UT8_TXD0 AJ91 AE91 AJ71 AH61 AE31 AE21 AC51 AC41 AB261 AD291 AE291 AE271 AF271 MPC8280 Hardware Specifications MOTOROLA Pinout Table MPC8280 MPC8270 Pinout List (Continued) Name Ball MPC8280/MPC8270 PC5/SI2_L1ST3/FCC2_CTS PC6/FCC1_CD MPC8280 only (UTOPIA Pins) FCC2_UTM_TXCLAV/ FCC2_UTS_TXCLAV L1CLKOC1/FCC1_UTM_RXADDR2/ FCC1_UTS_RXADDR2/ FCC1_UTM_RXCLAV1 L1RQC1/FCC1_UTM_TXADDR2/ FCC1_UTS_TXADDR2/ FCC1_UTM_TXCLAV1 FCC1_UT16_TXD0 FCC1_UT16_TXD1 FCC1_UT16_TXD2/SI1_L1ST4/ FCC2_UT8_RXD3 L1CLKOD1/FCC2_UT8_RXD2 SI1_L1ST3/FCC1_UTM_RXADDR1/ FCC1_UTS_RXADDR1 L1RQD1/FCC1_UTM_TXADDR1/ FCC1_UTS_TXADDR1 FCC1_UTM_RXADDR0/ FCC1_UTS_RXADDR0 FCC1_UTM_TXADDR0/ FCC1_UTS_TXADDR0 AF241 AJ261 PC7/FCC1_CTS AJ251 PC8/CD4/RENA4/SI2_L1ST2/CTS3/ USBRN PC9/CTS4/CLSN4/SI2_L1ST1/ L1TSYNCA2/L1GNTA2/USB_RP PC10/CD3/RENA3 PC11/CTS3/CLSN3/L1TXD3A2 PC12/CD2/RENA2 PC13/CTS2/CLSN2 PC14/CD1/RENA1 PC15/CTS1/CLSN1/SMTXD2 PC16/CLK16/TIN4 PC17/CLK15/TIN3/BRGO8 PC18/CLK14/TGATE2 PC19/CLK13/BRGO7/SPICLK PC20/CLK12/TGATE1/USB_OE PC21/CLK11/BRGO6 AF221 AE211 AF201 AE191 AE181 AH181 AH171 AG161 AF151 AJ151 AH141 AG131 AH121 AJ111 AG101 AE101 PC22/CLK10/DONE1/FCC1_UT_TXPRTY PC23/CLK9/BRGO5/DACK1 PC24/CLK8/TOUT4 PC25/CLK7/BRGO4 PC26/CLK6/TOUT3/TMCLK PC27/FCC3_TXD/FCC3_MII_TXD0/ FCC3_RMII_TXD0/CLK5/BRGO3 FCC2_RXADDR4 PC29/CLK3/TIN2/BRGO2/CTS1/CLSN1 FCC2_UT8_TXD3 FCC2_UT8_TXD2 AF91 AE81 AJ61 AG21 AF31 AF21 MOTOROLA MPC8280 Hardware Specifications PRELIMINARY-SUBJECT CHANGE WITHOUT NOTICE Pinout Table MPC8280 MPC8270 Pinout List (Continued) Name Ball MPC8280/MPC8270 PC30/CLK2/TOUT1 PC31/CLK1/BRGO1 PD4/BRGO8/FCC3_RTS/SMRXD2 PD5/DONE1 PD6/DACK1 PD7/SMSYN1/FCC1_TXCLAV2 L1TSYNCD1/L1GNTD1 FCC1_UT16_TXD3 FCC1_UT16_TXD4 FCC1_UTM_TXADDR3/ FCC1_UTS_TXADDR3/ FCC2_UTM_TXADDR4 FCC2_UTS_TXADDR1 FCC2_UT_TXPRTY FCC2_UT_RXPRTY FCC2_UT8_RXD1/L1RSYNCB1 FCC2_UT8_RXD0/L1TSYNCB1/ L1GNTB1 SI1_L1ST2/L1RXDB1 SI1_L1ST1/L1TXDB1 FCC1_UT16_RXD0 FCC1_UT16_RXD1 FCC1_UT_TXPRTY/L1TSYNCC1/ L1GNTC1 FCC1_UT_RXPRTY FCC1_UTM_RXADDR4/ FCC1_UTS_RXADDR4/ FCC1_UTM_RXCLAV3/ FCC2_UTM_RXADDR3/ FCC2_UTS_RXADDR0 FCC1_UTM_TXADDR4/ FCC1_UTS_TXADDR4/ FCC1_UTM_TXCLAV3/ FCC2_UTM_TXADDR3/ FCC2_UTS_TXADDR0 FCC1_UT16_RXD2 FCC1_UT16_RXD3 FCC1_UT16_TXD5 FCC1_UT16_RXD4/L1RSYNCD1 FCC1_UT16_RXD5/L1RXDD1 FCC1_UT16_TXD6/L1TXDD1 MPC8280 only (UTOPIA Pins) FCC2_UT8_TXD3 AE11 AD11 AC281 AD271 AF291 AF281 PD8/SMRXD1/BRGO5 PD9/SMTXD1/BRGO3 PD10/L1CLKOB2/BRGO4 PD11/L1RQB2 PD12 PD13 PD14/L1CLKOC2/I2CSCL PD15/L1RQC2/I2CSDA PD16/SPIMISO PD17/BRGO2/SPIMOSI PD18/SPICLK AG251 AH261 AJ271 AJ231 AG231 AJ221 AE201 AJ201 AG181 AG171 AF161 PD19/SPISEL/BRGO1 AH151 PD20/RTS4/TENA4/L1RSYNCA2/ USB_TP PD21/TXD4/L1RXD0A2/L1RXDA2/ USB_TN PD22/RXD4L1TXD0A2/L1TXDA2/ USB_RXD PD23/RTS3/TENA3 PD24/TXD3 PD25/RXD3 AJ141 AH131 AJ121 AE121 AF101 AG91 MPC8280 Hardware Specifications MOTOROLA Pinout Table MPC8280 MPC8270 Pinout List (Continued) Name Ball MPC8280/MPC8270 PD26/RTS2/TENA2 PD27/TXD2 PD28/RXD2 PD29/RTS1/TENA1 MPC8280 only (UTOPIA Pins) FCC1_UT16_RXD6/L1RSYNCC1 FCC1_UT16_RXD7/L1RXDC1 FCC1_UT16_TXD7/L1TXDC1 FCC1_UTM_RXADDR3/ FCC1_UTS_RXADDR3/ FCC1_UTM_RXCLAV2/ FCC2_UTM_RXADDR4/ FCC2_UTS_RXADDR1 FCC2_UTM_TXENB/ FCC2_UTS_TXENB AH81 AG71 AE41 AG11 PD30/TXD1 PD31/RXD1 VCCSYN VCCSYN1 CLKIN2 SPARE42 PCI_MODE3 SPARE62 THERMAL04 THERMAL14 power AD41 AD21 AE11 AF25 AG21, AG14, AG8, AJ1, AJ2, AH1, AH2, AG3, AF4, AE5, AC27, Y27, T27, P27, K26, G27, AE25, AF26, AG27, AH28, AH29, AJ28, AJ29, C14, C16, C20, C23, E10, A28, A29, B28, B29, C27, D26, E25, AA4, U28, U29, K28, K29, A19, B19, AC1, AC2, AH19, AJ19, AH10, AJ10, AA5, AB15, AB26, AF21, AF14, AF8, AE7, AF11, AE17, AE23, AC26, AB25, Y26, V25, T26, R25, P26, M25, K27, H25, G26, D10, D14, D16, D20, D23, E11, E13, E15, E19, E22, AA2, Core Power Ground default configuration pins (PA[0-31], PB[4-31], PC[0-31], PD[4-31]) input. prevent excessive current, recommended either pull unused pins VDDH, configure them outputs. Must pulled down left floating. desired, must pulled left floating. information this pin, refer MPC8260 PowerQUICC Thermal Resistor Guide (AN2271/D). MOTOROLA MPC8280 Hardware Specifications PRELIMINARY-SUBJECT CHANGE WITHOUT NOTICE Pinou5 GNDSYN (AB1): This exists separate ground signal MPC826x(A) devices; does exist separate ground signal MPC8280. designs must connect follow suggestions Section 1.2.2.1, "Layout Practices." designs which MPC8280 used drop-in replacement leave connected with noise filtering capacitors. (AB2) pin: This used MPC826x(A) devices; used MPC8280 because there need external capacitor operate PLL. designs should connect (XFC) GND. designs which MPC8280 used drop-in replacement leave connected current capacitor. Symbols used Table described Table Table Symbol Legend Symbol OVERBAR UUTS UT16 Meaning Signals with overbars, such active low. Indicates that signal part UTOPIA master interface. Indicates that signal part UTOPIA slave interface. Indicates that signal part 8-bit UTOPIA interface. Indicates that signal part 16-bit UTOPIA interface. Indicates that signal part media independent interface. 1.4.2 Package-MPC8275VR MPC8270VR following figures table represent alternate PBGA package. information standard package MPC8280 MPC8270, refer Section 1.4.1, Package-MPC8280 MPC8270" page 1.4.2.1 Assignments Figure shows pinout package viewed from surface. MPC8280 Hardware Specifications MOTOROLA Pinou1 Scale Figure Pinout PBGA Package (View from Top) Figure shows side profile PBGA package indicate direction surface view. Transfer molding compound Plated substrate attach Wire bonds Ball bond Screen-printed solder mask substrate traces pitch resin glass epoxy Figure Side View PBGA Package Remove Table shows pinout list MPC8275VR MPC8270VR. Table defines conventions acronyms used Table MOTOROLA MPC8280 Hardware Specifications PRELIMINARY-SUBJECT CHANGE WITHOUT NOTICE Pinout Table MPC8275VR MPC8270VR Pinout LisPin Name Ball MPC8275VR/MPC8270VR ABB/IRQ2 MPC8275VR only (UTOPIA Pins) MPC8280 Hardware Specifications MOTOROLA Pinout Table MPC8275VR MPC8270VR Pinout List (Continued) Name Ball MPC8275VR/MPC8270VR TBST TSIZ0 TSIZ1 TSIZ2 TSIZ3 AACK ARTRY DBB/IRQ3 MPC8275VR only (UTOPIA Pins) MOTOROLA MPC8280 Hardware Specifications PRELIMINARY-SUBJECT CHANGE WITHOUT NOTICE Pinout Table MPC8275VR MPC8270VR Pinout List (Continued) Name Ball MPC8275VR/MPC8270VR MPC8275VR only (UTOPIA Pins) MPC8280 Hardware Specifications MOTOROLA Pinout Table MPC8275VR MPC8270VR Pinout List (Continued) Name Ball MPC8275VR/MPC8270VR DP0/RSRV/EXT_BR2 IRQ1/DP1/EXT_BG2 IRQ2/DP2/TLBISYNC/EXT_DBG2 IRQ3/DP3/CKSTP_OUT/EXT_BR3 IRQ4/DP4/CORE_SRESET/EXT_BG3 IRQ5/DP5/TBEN/EXT_DBG3 IRQ6/DP6/CSE0 IRQ7/DP7/CSE1 PSDVAL GBL/IRQ1 CI/BADDR29/IRQ2 WT/BADDR30/IRQ3 L2_HIT/IRQ4 CPU_BG/BADDR31/IRQ5 CPU_DBG CPU_BR MPC8275VR only (UTOPIA Pins) MOTOROLA MPC8280 Hardware Specifications PRELIMINARY-SUBJECT CHANGE WITHOUT NOTICE Pinout Table MPC8275VR MPC8270VR Pinout List (Continued) Name Ball MPC8275VR/MPC8270VR CS10/BCTL1 CS11/AP0 BADDR27 BADDR28 BCTL0 PWE0/PSDDQM0/PBS0 PWE1/PSDDQM1/PBS1 PWE2/PSDDQM2/PBS2 PWE3/PSDDQM3/PBS3 PWE4/PSDDQM4/PBS4 PWE5/PSDDQM5/PBS5 PWE6/PSDDQM6/PBS6 PWE7/PSDDQM7/PBS7 PSDA10/PGPL0 PSDWE/PGPL1 POE/PSDRAS/PGPL2 PSDCAS/PGPL3 PGTA/PUPMWAIT/PGPL4/PPBS PSDAMUX/PGPL5 LWE0/LSDDQM0/LBS0/PCI_CFG0 LWE1/LSDDQM1/LBS1/PCI_CFG1 LWE2/LSDDQM2/LBS2/PCI_CFG2 LWE3/LSDDQM3/LBS3/PCI_CFG3 LSDA10/LGPL0/PCI_MODCKH0 LSDWE/LGPL1/PCI_MODCKH1 LOE/LSDRAS/LGPL2/PCI_MODCKH2 LSDCAS/LGPL3/PCI_MODCKH3 MPC8275VR only (UTOPIA Pins) MPC8280 Hardware Specifications MOTOROLA Pinout Table MPC8275VR MPC8270VR Pinout List (Continued) Name Ball MPC8275VR/MPC8270VR LGTA/LUPMWAIT/LGPL4/LPBS LGPL5/LSDAMUX/PCI_MODCK L_A14/PAR L_A15/FRAME/SMI L_A16/TRDY L_A17/IRDY/CKSTP_OUT L_A18/STOP L_A19/DEVSEL L_A20/IDSEL L_A21/PERR L_A22/SERR L_A23/REQ0 L_A24/REQ1/HSEJSW L_A25/GNT0 L_A26/GNT1/HSLED L_A27/GNT2/HSENUM L_A28/RST/CORE_SRESET L_A29/INTA L_A30/REQ2 L_A31/DLLOUT LCL_D0/AD0 LCL_D1/AD1 LCL_D2/AD2 LCL_D3/AD3 LCL_D4/AD4 LCL_D5/AD5 LCL_D6/AD6 LCL_D7/AD7 LCL_D8/AD8 LCL_D9/AD9 LCL_D10/AD10 LCL_D11/AD11 LCL_D12/AD12 MPC8275VR only (UTOPIA Pins) AE13 AD15 AF16 AF15 AE15 AE14 AC17 AD14 AF13 AE20 AC14 AC19 AD13 AF21 AF22 AE21 AB14 AD20 AB10 AC10 AD10 AE10 AF10 AF11 AB12 AB11 AF12 AE11 AC13 AC12 MOTOROLA MPC8280 Hardware Specifications PRELIMINARY-SUBJECT CHANGE WITHOUT NOTICE Pinout Table MPC8275VR MPC8270VR Pinout List (Continued) Name Ball MPC8275VR/MPC8270VR LCL_D13/AD13 LCL_D14/AD14 LCL_D15/AD15 LCL_D16/AD16 LCL_D17/AD17 LCL_D18/AD18 LCL_D19/AD19 LCL_D20/AD20 LCL_D21/AD21 LCL_D22/AD22 LCL_D23/AD23 LCL_D24/AD24 LCL_D25/AD25 LCL_D26/AD26 LCL_D27/AD27 LCL_D28/AD28 LCL_D29/AD29 LCL_D30/AD30 LCL_D31/AD31 LCL_DP0/C0/BE0 LCL_DP1/C1/BE1 LCL_DP2/C2/BE2 LCL_DP3/C3/BE3 IRQ0/NMI_OUT IRQ7/INT_OUT/APE TRST TRIS PORESET HRESET SRESET MPC8275VR only (UTOPIA Pins) AB13 AD12 AF14 AF17 AE16 AD16 AC16 AB16 AF18 AE17 AD17 AB17 AE18 AD18 AC18 AE19 AF20 AD19 AB18 AE12 AA13 AC15 AF19 MPC8280 Hardware Specifications MOTOROLA Pinout Table MPC8275VR MPC8270VR Pinout List (Continued) Name Ball MPC8275VR/MPC8270VR QREQ RSTCONF MODCK1/AP1/TC0/BNKSEL0 MODCK2/AP2/TC1/BNKSEL1 MODCK3/AP3/TC2/BNKSEL2 CLKIN1 PA0/RESTART1/DREQ3 PA1/REJECT1/DONE3 PA2/CLK20/DACK3 PA3/CLK19/DACK4/L1RXD1A2 PA4/REJECT2/DONE4 PA5/RESTART2/DREQ4 PA7/SMSYN2 PA8/SMRXD2 PA9/SMTXD2 PA10/MSNUM5 PA11/MSNUM4 PA12/MSNUM3 PA13/MSNUM2 PA14/FCC1_MII_HDLC_RXD3 PA15/FCC1_MII_HDLC_RXD2 PA16/FCC1_MII_HDLC_RXD1/ FCC1_RMII_RXD1 PA17/FCC_MII_HDLC_RXD0/ FCC1_MII_TRAN_RXD/ FCCI_RMII_RXD0 PA18/FCC1_MII_HDLC_TXD0/ FCC1_MIITRAN_TXD/ FCC1_RMII_TXD0 PA19/FCC1_MII_HDLC_TXD1/ FCC1_RMII_TXD1 PA20/FCC1_MII_HDLC_TXD2 PA21/FCC1_MII_HDLC_TXD3 FCC2_UTM_TXADDR2 FCC2_UTM_TXADDR1 FCC2_UTM_TXADDR0 FCC2_UTM_RXADDR0 FCC2_UTM_RXADDR1 FCC2_UTM_RXADDR2 L1RSYNCA1 L1TSYNCA1/L1GNTA1 L1RXD0A1/L1RXDA1 L1TXD0A1 FCC1_UT8_RXD0/FCC1_UT16_RXD8 FCC1_UT8_RXD1/FCC1_UT16_RXD9 FCC1_UT8_RXD2/ FCC1_UT16_RXD10 FCC1_UT8_RXD3/ FCC1_UT16_RXD11 FCC1_UT8_RXD4/ FCC1_UT16_RXD12 /FCC1_UT8_RXD5/ FCC1_UT16_RXD13 FCC1_UT8_RXD6/ FCC1_UT16_RXD14 FCC1_UT8_RXD7/ FCC1_UT16_RXD15 FCC1_UT8_TXD7/FCC1_UT16_TXD15 MPC8275VR only (UTOPIA Pins) AC201 AC211 AF251 AE241 AA211 AD251 AC241 AA221 AA231 Y261 W221 W231 V261 V251 T221 T251 R241 P221 N261 FCC1_UT8_TXD6/FCC1_UT16_TXD14 FCC1_UT8_TXD5/FCC1_UT16_TXD13 FCC1_UT8_TXD4/FCC1_UT16_TXD12 N231 K261 L231 MOTOROLA MPC8280 Hardware Specifications PRELIMINARY-SUBJECT CHANGE WITHOUT NOTICE Pinout Table MPC8275VR MPC8270VR Pinout List (Continued) Name Ball MPC8275VR/MPC8270VR PA22 PA23 PA24/MSNUM1 PA25/MSNUM0 PA26/FCC1_MII_RMII_RX_ER/ PA27/FCC1_MII_RX_DV/ FCC1_RMII_CRS_DV PA28/FCC1_MII_TX_EN/ FCC1_RMII_TX_EN PA29/FCC1_MII_TX_ER PA30/FCC1_MII_CRS/FCC1_RTS PA31/FCC1_MII_COL PB4/FCC3_MII_HDLC_TXD3/ L1RSYNCA2/FCC3_RTS PB5/FCC3_MII_HDLC_TXD2/ L1TSYNCA2/L1GNTA2 PB6/FCC3_MII_HDLC_TXD1/ FCC3_RMII_TXD1/ L1RXDA2/L1RXD0A2 PB7/FCC3_MII_HDLC_TXD0/ FCC3_RMII_TXD0/ FCC3_TXD/L1TXDA2/L1TXD0A2 PB8/FCC3_MII_HDLC_RXD0/ FCC3_RMII_RXD0/ FCC3_RXD/TXD3 PB9/FCC3_MII_HDLC_RXD1/ FCC3_RMII_RXD1/L1TXD2A2 PB10/FCC3_MII_HDLC_RXD2 PB11/FCC3_MII_HDLC_RXD3 PB12/FCC3_MII_CRS/TXD2 PB13/FCC3_MII_COL/L1TXD1A2 PB14/FCC3_MII_RMII_TX_EN PB15/FCC3_MII_TX_ER/RXD2 PB16/FCC3_MII_RMII_RX_ER/CLK18 PB17/FCC3_MII_RX_DV/ CLK17/FCC3_RMII_CRS_DV MPC8275VR only (UTOPIA Pins) FCC1_UT8_TXD3/FCC1_UT16_TXD11 FCC1_UT8_TXD2/FCC1_UT16_TXD10 FCC1_UT8_TXD1/FCC1_UT16_TXD9 FCC1_UT8_TXD0/FCC1_UT16_TXD8 FCC1_UTM_RXCLAV/ FCC1_UTS_RXCLAV FCC1_UT_RXSOC FCC1_UTM_RXENB/ FCC1_UTS_RXENB FCC1_UT_TXSOC FCC1_UTM_TXCLAV/ FCC1_UTS_TXCLAV FCC1_UTM_TXENB/ FCC1_UTS_TXENB FCC2_UT8_RXD0 FCC2_UT8_RXD1 FCC2_UT8_RXD2 K231 H261 F251 D261 D251 C251 C221 B211 A201 A191 AD211 AD221 AC221 FCC2_UT8_RXD3 AE261 FCC2_UT8_TXD3/L1RSYNCD1 AB231 FCC2_UT8_TXD2/L1TSYNCD1/ L1GNTD1 FCC2_UT8_TXD1/L1RXDD1 FCC2_UT8_TXD0/L1TXDD1 L1CLKOB1/L1RSYNCC1 L1RQB1/L1TSYNCC1/L1GNTC1 L1RXDC1 L1TXDC1 L1CLKOA1 L1RQA1 AC261 AB261 AA251 W261 W251 V241 U241 R221 R231 MPC8280 Hardware Specifications MOTOROLA Pinout Table MPC8275VR MPC8270VR Pinout List (Continued) Name Ball MPC8275VR/MPC8270VR PB18/FCC2_MII_HDLC_RXD3/ L1CLKOD2/L1RXD2A2 PB19FCC2_MII_HDLC_RXD2/ L1RQD2/L1RXD3A2 PB20/FCC2_MII_HDLC_RMII_RXD1 /L1RSYNCD2/L1TXD1A1 PB21//FCC2_MII_HDLC_RMII_RXD0/ FCC2_TRAN_RXD/L1TSYNCD2/ L1GNTD2 PB22/FCC2_MII_HDLC_RMII_TXD0/ FCC2_TXD/FCC2_RMII_TXD0/ L1RXDD2 PB23/FCC2_MII_HDLC_TXD1/ L1RXD2A1/L1TXDD2/ FCC2_RMII_TXD1 PB24/FCC2_MII_HDLC_TXD2/ L1RSYNCC2 PB25/FCC2_MII_HDLC_TXD3/ L1TSYNCC2/L1GNTC2 PB26/FCC2_MII_CRS/L1RXDC2 PB27/FCC2_MII_COL/L1TXDC2 MPC8275VR only (UTOPIA Pins) FCC2_UT8_RXD4 FCC2_UT8_RXD5 FCC2_UT8_RXD6 FCC2_UT8_RXD7/L1TXD2A1 M231 L241 K241 L211 FCC2_UT8_TXD7/L1RXD1A1 P251 FCC2_UT8_TXD6/L1RXD2A1 N251 FCC2_UT8_TXD5/L1RXD3A1 FCC2_UT8_TXD4/L1TXD3A1 FCC2_UT8_TXD1 FCC2_UT8_TXD0 E261 H231 C261 B261 A221 A211 E201 C201 AE221 AA191 FCC2_RTS/L1TSYNCB2/L1GNTB2/TXD1 PB29/L1RSYNCB2/ FCC2_UTM_RXCLAV/ FCC2_MII_TX_EN/FCC2_RMII_TX_EN FCC2_UTS_RXCLAV PB30/FCC2_MII_RX_DV/L1RXDB2/ FCC2_RMII_CRS_DV PB31/FCC2_MII_TX_ER/L1TXDB2 PC0/DREQ1/BRGO7/SMSYN2/ L1CLKOA2 PC1/DREQ2/SPISEL/BRGO6/L1RQA2 PC2/FCC3_CD/DONE2 PC3/FCC3_CTS/DACK2/CTS4/ USB_RP PC4/SI2_L1ST4/FCC2_CD PC5/SI2_L1ST3/FCC2_CTS PC6/FCC1_CD FCC2_UT8_TXD3 FCC2_UT8_TXD2 FCC2_UTM_RXENB/ FCC2_UTS_RXENB FCC2_UTM_TXCLAV/ FCC2_UTS_TXCLAV L1CLKOC1/FCC1_UTM_RXADDR2/ FCC1_UTS_RXADDR2/ FCC1_UTM_RXCLAV1 FCC2_UT_TXSOC FCC2_UT_RXSOC AF241 AE251 AB221 AC251 AB251 MOTOROLA MPC8280 Hardware Specifications PRELIMINARY-SUBJECT CHANGE WITHOUT NOTICE Pinout Table MPC8275VR MPC8270VR Pinout List (Continued) Name Ball MPC8275VR/MPC8270VR PC7/FCC1_CTS MPC8275VR only (UTOPIA Pins) L1RQC1/FCC1_UTM_TXADDR2/ FCC1_UTS_TXADDR2/ FCC1_UTM_TXCLAV1 FCC1_UT16_TXD0 FCC1_UT16_TXD1 FCC1_UT16_TXD2/SI1_L1ST4/ FCC2_UT8_RXD3 L1CLKOD1/FCC2_UT8_RXD2 SI1_L1ST3/FCC1_UTM_RXADDR1/ FCC1_UTS_RXADDR1 L1RQD1/FCC1_UTM_TXADDR1/ FCC1_UTS_TXADDR1 FCC1_UTM_RXADDR0/ FCC1_UTS_RXADDR0 FCC1_UTM_TXADDR0/ FCC1_UTS_TXADDR0 AA241 PC8/CD4/RENA4/SI2_L1ST2/CTS3/ USB_RN PC9/CTS4/CLSN4/SI2_L1ST1/ L1TSYNCA2/L1GNTA2/USB_RP PC10/CD3/RENA3 PC11/CTS3/CLSN3/L1TXD3A2 PC12/CD2/RENA2 PC13/CTS2/CLSN2 PC14/CD1/RENA1 PC15/CTS1/CLSN1/SMTXD2 PC16/CLK16/TIN4 PC17/CLK15/TIN3/BRGO8 PC18/CLK14/TGATE2 PC19/CLK13/BRGO7 PC20/CLK12/TGATE1/USB_OE PC21/CLK11/BRGO6 PC22/CLK10/DONE1 PC23/CLK9/BRGO5/DACK1 PC24/CLK8/TOUT4 PC25/CLK7/BRGO4 PC26/CLK6/TOUT3/TMCLK PC27/FCC3_TXD/FCC3_TXD0/CLK5/ BRGO3 PC28/CLK4/TIN1/TOUT2/CTS2/CLSN2 PC29/CLK3/TIN2/BRGO2/CTS1/CLSN1 PC30/CLK2/TOUT1 PC31/CLK1/BRGO1 PD4/BRGO8/FCC3_RTS/SMRXD2 PD5/DONE1 PD6/DACK1 Y241 U221 V231 U231 T261 R261 P261 P241 M261 L261 M241 L221 K251 J251 G261 F261 FCC2_UT8_TXD3 FCC2_UT8_TXD2 G241 E251 G231 B231 E221 E211 FCC2_UT8_TXD3 D211 B201 L1TSYNCD1/L1GNTD1 FCC1_UT16_TXD3 FCC1_UT16_TXD4 AF231 AE231 AB211 MPC8280 Hardware Specifications MOTOROLA Pinout Table MPC8275VR MPC8270VR Pinout List (Continued) Name Ball MPC8275VR/MPC8270VR PD7/SMSYN1/FCC1_TXCLAV2 MPC8275VR only (UTOPIA Pins) FCC1_UTM_TXADDR3/ FCC1_UTS_TXADDR3/ FCC2_UTM_TXADDR4 FCC2_UTS_TXADDR1 FCC2_UT_TXPRTY FCC2_UT_RXPRTY FCC2_UT8_RXD1/L1RSYNCB1 FCC2_UT8_RXD0/L1TSYNCB1/ L1GNTB1 SI1_L1ST2/L1RXDB1 SI1_L1ST1/L1TXDB1 FCC1_UT16_RXD0 FCC1_UT16_RXD1 FCC1_UT_TXPRTY/L1TSYNCC1/ L1GNTC1 FCC1_UT_RXPRTY FCC1_UTM_RXADDR4/ FCC1_UTS_RXADDR4/ FCC1_UTM_RXCLAV3/ FCC2_UTM_RXADDR3/ FCC2_UTS_RXADDR0 FCC1_UTM_TXADDR4/ FCC1_UTS_TXADDR4/ FCC1_UTM_TXCLAV3/ FCC2_UTM_TXADDR3/ FCC2_UTS_TXADDR0 FCC1_UT16_RXD2 FCC1_UT16_RXD3 FCC1_UT16_TXD5 FCC1_UT16_RXD4/L1RSYNCD1 FCC1_UT16_RXD5/L1RXDD1 FCC1_UT16_TXD6/L1TXDD1 FCC1_UT16_RXD6/L1RSYNCC1 FCC1_UT16_RXD7/L1RXDC1 FCC1_UT16_TXD7/L1TXDC1 AD231 PD8/SMRXD1/BRGO5 PD9/SMTXD1/BRGO3 PD10/L1CLKOB2/BRGO4 PD11/L1RQB2 PD12 PD13 PD14/L1CLKOC2/I2CSCL PD15/L1RQC2/I2CSDA PD16/SPIMISO PD17/BRGO2/SPIMOSI PD18/SPICLK AD261 Y221 AB241 Y231 AA261 W241 V221 U261 T231 R251 P231 PD19/SPISEL/BRGO1 N221 PD20/RTS4/TENA4/L1RSYNCA2/ USB_TP PD21/TXD4/L1RXD0A2/L1RXDA2/ USB_TN PD22/RXD4L1TXD0A2/L1TXDA2/ USB_RXD PD23/RTS3/TENA3 PD24/TXD3 PD25/RXD3 PD26/RTS2/TENA2 PD27/TXD2 PD28/RXD2 M251 L251 J261 K221 G251 H241 F241 H221 B221 MOTOROLA MPC8280 Hardware Specifications PRELIMINARY-SUBJECT CHANGE WITHOUT NOTICE Pinout Table MPC8275VR MPC8270VR Pinout List (Continued) Name Ball MPC8275VR/MPC8270VR PD29/RTS1/TENA1 MPC8275VR only (UTOPIA Pins) FCC1_UTM_RXADDR3/ FCC1_UTS_RXADDR3/ FCC1_UTM_RXCLAV2/ FCC2_UTM_RXADDR4/ FCC2_UTS_RXADDR1 FCC2_UTM_TXENB/ FCC2_UTS_TXENB D221 PD30/TXD1 PD31/RXD1 VCCSYN VCCSYN1 CLKIN2 SPARE42 PCI_MODE3 SPARE62 THERMAL04 THERMAL14 power C211 E191 AD24 AA6, AA8, AA10, AA11, AA14, AA16, AA17, AB19, AB20, W21, U21, T21, P21, N21, M22, J22, H21, F21, F19, F17, E16, F14, E13, E12, F10, E10, AC11, AD11, AB15, U25, T24, J24, H25, F23, B19, D17, C17, D10, B185, A186, C18, AC4, AE7, AC23, Y25, N24, J23, A23, D23, D20, E18, A13, A16, K10, K11, K12, K13, K14, K15, K16, K17, L10, L11, L12, L13, L14, L15, L16, L17, M10, M11, M12, M13, M14, M15, M16, M17, N10, N11, N12, N13, N14, N15, N16, N17, P10, P11, P12, P13, P14, P15, P16, P17, R10, R11,R12, R13, R14, R15, R16, R17, T10, T11, T12, T13, T14, T15, T16, T17, U10, U11, U12, U13, U14, U15, U16, Core Power Ground default configuration pins (PA[0-31], PB[4-31], PC[0-31], PD[4-31]) input. prevent excessive current, recommended either pull unused pins VDDH, configure them outputs. Must pulled down left floating. desired, must pulled left floating. information this pin, refer MPC8260 PowerQUICC Thermal Resistor Guide (AN2271/D). MPC8280 Hardware Specifications MOTOROLA Package Description GNDSYN (B18): This exists separate ground signal MPC826x(A) devices; does exist separate ground signal MPC8275VR/MPC8270VR. designs must connect follow suggestions Section 1.2.2.1, "Layout Practices." designs which MPC8275VR/MPC8270VR used drop-in replacement leave connected with noise filtering capacitors. (A18) pin: This used MPC826x(A) devices; used MPC8275VR/MPC8270VR because there need external capacitor operate PLL. designs should connect (XFC) GND. designs which MPC8275VR/MPC8270VR used drop-in replacement leave connected current capacitor. 1.5.1 Package Description Package Parameters Table Package Parameters following sections provide package parameters mechanical dimensions. Package parameters provided Table Package Devices MPC8280 MPC8270 MPC8275VR MPC8270VR Outline (mm) 37.5 37.5 Type TBGA PBGA Interconnects Pitch (mm) 1.27 Nominal Unmounted Height (mm) 1.55 2.25 MOTOROLA MPC8280 Hardware Specifications PRELIMINARY-SUBJECT CHANGE WITHOUT NOTICE Package Description 1.5.2 1.5.2.1 Mechanical Dimensions Package Dimensions Figure provides mechanical dimensions bottom surface nomenclature TBGA package. Notes: Dimensions Tolerancing ASME Y14.5M-1994. Dimensions millimeters. Dimension measured maximum solder ball diameter, parallel primary data Primary data seating plane defined spherical crowns solder balls. Millimeters 1.45 0.60 0.85 0.25 0.65 1.65 0.70 0.95 0.85 37.50 35.56 1.27 37.50 35.56 Figure Mechanical Dimensions Bottom Surface Nomenclature-480 TBGA MPC8280 Hardware Specifications MOTOROLA Package Description 1.5.2.2 Package Dimensions Figure provides mechanical dimensions bottom surface nomenclature PBGA package. Figure Mechanical Dimensions Bottom Surface Nomenclature-516 PBGA MOTOROLA MPC8280 Hardware Specifications PRELIMINARY-SUBJECT CHANGE WITHOUT NOTICE Ordering Information Ordering Information Figure provides example Motorola part numbering nomenclature MPC8280. addition processor frequency, part numbering scheme also consists part modifier that indicates enhancement(s) part from original production design. Each part number also contains revision code that refers mask revision number specified part numbering scheme identification purposes only. more information, contact your local Motorola sales office. 82XX Product Code Device Number Temperature Range Blank Revision Level Processor Frequency (CPU/CPM/Bus) Package TBGA PBGA Figure Motorola Part Number Table Document Revision History Revision Date Initial public release 11/2002 Table Pinout": Addition Ground (GND) list (page 6/2003 Removal notes stating local bus" VR-package devices. MPC8270VR MPC8275VR have local support. References core" changed "G2_LE core." Refer Core Reference Manual (G2CORERM/D). Addition VCCSYN "Note" below Table note Table Figure Table Addition note Table Addition Modifications package values. Table Addition various configurations, Modification values. Addition note Table Addition values. Addition sp42a/sp43a. Table Addition values Table sp30 values. sp33b @100 value. Removal previous note Modification current note Figure Figure Figure Figure Addition notes Section 1.2.3.2: Addition note timing Table Table Table Table Table Addition note concerning minimum operating frequencies Addition statement before clock tables about selection clock configuration input frequency Table Table Addition note pins Substantive Changes MPC8280 Hardware Specifications MOTOROLA Ordering Information MOTOROLA MPC8280 Hardware Specifications PRELIMINARY-SUBJECT CHANGE WITHOUT NOTICE REACH USA/EUROPE/LOCATIONS LISTED: Motorola Literature Distribution P.O. 5405, Denver, Colorado 80217 1-480-768-2130 (800) 521-6274 JAPAN: Motorola Japan Ltd. SPS, Technical Information Center 3-20-1, Minami-Azabu Minato-ku Tokyo 106-8573 Japan 81-3-3440-3569 ASIA/PACIFIC: Motorola Semiconductors H.K. Ltd. Silicon Harbour Centre, King Street Industrial Estate, N.T., Hong Kong 852-26668334 TECHNICAL INFORMATION CENTER: (800) 521-6274 HOME PAGE: www.motorola.com/semiconductors Information this document provided solely enable system software implementers Motorola products. There express implied copyright licenses granted hereunder design fabricate integrated circuits integrated circuits based information this document. Motorola reserves right make changes without further notice products herein. Motorola makes warranty, representation guarantee regarding suitability products particular purpose, does Motorola assume liability arising application product circuit, specifically disclaims liability, including without limitation consequential incidental damages. "Typical" parameters which provided Motorola data sheets and/or specifications vary different applications actual performance vary over time. operating parameters, including "Typicals" must validated each customer application customer's technical experts. Motorola does convey license under patent rights rights others. Motorola products designed, intended, authorized components systems intended surgical implant into body, other applications intended support sustain life, other application which failure Motorola product could create situation where personal injury death occur. Should Buyer purchase Motorola products such unintended unauthorized application, Buyer shall indemnify hold Motorola officers, employees, subsidiaries, affiliates, distributors harmless against claims, costs, damages, expenses, reasonable attorney fees arising directly indirectly, claim personal injury death associated with such unintended unauthorized use, even such claim alleges that Motorola negligent regarding design manufacture part. Motorola Stylized Logo registered U.S. Patent Trademark Office. digital trademark Motorola, Inc. PowerPC name trademark Corp. used under license. other product service names property their respective owners. Motorola, Inc. Equal Opportunity/Affirmative Action Employer. Motorola, Inc. 2003 MPC8280EC/D Other recent searchesZLR32300 - ZLR32300 ZLR32300 Datasheet TDA19978B - TDA19978B TDA19978B Datasheet MRF21180 - MRF21180 MRF21180 Datasheet MB2861 - MB2861 MB2861 Datasheet JPS250 - JPS250 JPS250 Datasheet HFE7192-XXX - HFE7192-XXX HFE7192-XXX Datasheet CVCO55CL-1220-1490 - CVCO55CL-1220-1490 CVCO55CL-1220-1490 Datasheet CM71-10114-4E - CM71-10114-4E CM71-10114-4E Datasheet
Privacy Policy | Disclaimer |