August 1998 Revised January 2003 Wide Range Digital Analog Signal

The Datasheet Archive - 100 Million Datasheets from 7500 Manufacturers.

August 1998 Revised January 2003 Wide Range Digital Analog Signal

Datasheet Thumbnail

Top Searches for this datasheet

CD4051B, CD4052B, CD4053B
August 1998 Revised January 2003
Wide Range Digital Analog Signal Levels Digital Analog 20VP-P
CD4051B single 8-Channel multiplexer having three binary control inputs, inhibit input. three binary signals select channels turned connect inputs output. CD4052B differential 4-Channel multiplexer having binary control inputs, inhibit input. binary input signals select pairs channels turned connect analog inputs outputs. CD4053B triple 2-Channel multiplexer having three separate digital control inputs, inhibit input. Each control input selects pair channels which connected single-pole, double-throw configuration. When these devices used demultiplexers, "CHANNEL IN/OUT" terminals outputs "COMMON OUT/IN" terminals inputs.
/Title Resistance, (Typ) Over 15VP-P Signal Input Range -VEE (CD405 High Resistance, Channel Leakage ±100pA (Typ) CD4052 -VEE Logic-Level Conversion Digital Addressing Signals (VDD CD4053 -VSS 20V) Switch Analog Signals (VDD -VEE 20V) Matched Switch Characteristics, (Typ) /SubVDD -VEE ject (CMOS Very Quiescent Power Dissipation Under DigitalControl Input Supply Conditions, 0.2µW (Typ) Analog -VSS -VEE Multi- Binary Address Decoding Chip plexers/Dem 10V, Parametric Ratings ultiplex- 100% Tested Quiescent Current with Maximum Input Current Over Full Package Temperature Range, 100nA 25oC Logic Level Break-Before-Make Switching Eliminates Channel Overlap Conversion) /Author Applications Analog Digital Multiplexing Demultiplexing Conversion words Signal Gating (Harris CMOS Analog Multiplexers/Demultiplexers Semiconduc- with Logic Level Conversion tor, CD4051B, CD4052B, CD4053B analog multiplexers CD4000 digitally-controlled analog switches having
impedance very leakage current. Control analog signals 20VP-P achieved digital signal amplitudes 4.5V -VSS -VEE controlled; -VEE level differences above 13V, -VSS least 4.5V required). example, +4.5V, -13.5V, analog signals from -13.5V +4.5V controlled digital inputs These multiplexer circuits dissipate extremely quiescent power over full -VSS -VEE supply-voltage ranges, independent logic state control signals. When logic present inhibit input terminal, channels off.
Ordering Information
PART NUMBER CD4051BF3A, CD4052BF3A, CD4053BF3A CD4051BE, CD4052BE, CD4053BE CD4051BM, CD4051BM96 CD4052BM, CD4052BM96, CD4053BM, CD4053BM96 CD4051BNSR, CD4052BNSR, CD4053BNSR CD4051BPW, CD4051BPWR, CD4052BPW, CD4052BPWR CD4053BPW, CD4053BPWR TEMP. RANGE (oC) PACKAGE CERAMIC PDIP SOIC
TSSOP
NOTE: When ordering, entire part number. suffixes denote tape reel.
CAUTION: These devices sensitive electrostatic discharge; follow proper Handling Procedures. Copyright 2003, Texas Instruments Incorporated
CD4051B, CD4052B, CD4053B Pinouts
CD4051B (PDIP, CDIP, SOIC, SOP, TSSOP) VIEW
CHANNELS IN/OUT CHANNELS IN/OUT CHANNELS IN/OUT COMMON OUT/IN CHANNELS IN/OUT
CD4052B (PDIP, CDIP, SOP, TSSOP) VIEW
CHANNELS IN/OUT
CHANNELS IN/OUT
CHANNELS IN/OUT
OUT/IN
COMMON OUT/IN
CD4053B (PDIP, CDIP, SOP, TSSOP) VIEW
IN/OUT OUT/IN IN/OUT OUT/IN OUT/IN IN/OUT
Functional Block Diagrams
CD4051B
CHANNEL IN/OUT
COMMON OUT/IN
LOGIC LEVEL CONVERSION
BINARY DECODER WITH INHIBIT
inputs protected standard CMOS protection network.
CD4051B, CD4052B, CD4053B Functional Block Diagrams
(Continued) CD4052B
CHANNELS IN/OUT
COMMON OUT/IN COMMON OUT/IN
LOGIC LEVEL CONVERSION
BINARY DECODER WITH INHIBIT
CHANNELS IN/OUT
CD4053B
BINARY DECODERS WITH INHIBIT
LOGIC LEVEL CONVERSION
IN/OUT COMMON OUT/IN
COMMON OUT/IN
COMMON OUT/IN
inputs protected standard CMOS protection network.
CD4051B, CD4052B, CD4053B
TRUTH TABLES INPUT STATES INHIBIT CD4051B CD4052B INHIBIT CD4053B INHIBIT Don't Care None None None "ON" CHANNEL(S)
CD4051B, CD4052B, CD4053B
Absolute Maximum Ratings Supply Voltage Voltages Referenced Terminal -0.5V Input Voltage Range -0.5V +0.5V Input Current, Input. ±10mA
Thermal Information
Package Thermal Impedance, (see Note PDIP package 67oC/W SOIC package 73oC/W package 64oC/W TSSOP package 108oC/W Maximum Junction Temperature (Ceramic Package) .175oC Maximum Junction Temperature (Plastic Package) .150oC Maximum Storage Temperature Range -65oC 150oC Maximum Lead Temperature (Soldering 10s) .265oC (SOIC Lead Tips Only)
Operating Conditions
Temperature Range -55oC 125oC
CAUTION: Stresses above those listed "Absolute Maximum Ratings" cause permanent damage device. This stress only rating operation device these other conditions above those indicated operational sections this specification implied.
NOTE: package thermal impedance calculated accordance with JESD 51-7.
Electrical Specifications
Common Conditions Here: Whole Table Full Temp. Range, VSUPPLY ±5V, 100, Unless Otherwise Specified (Note CONDITIONS LIMITS INDICATED TEMPERATURES (oC)
PARAMETER
UNITS
SIGNAL INPUTS (VIS) OUTPUTS (VOS) Quiescent Device Current, Drain Source Resistance Change Resistance (Between Channels), Channel Leakage Current: Channel (Max) Channels (Common OUT/IN) (Max) Capacitance: Input, Output, CD4051 CD4052 CD4053 Feedthrough CIOS Propagation Delay Time (Signal Input Output 200k, 50pF, 20ns 3000 1200 3000 1300 0.04 0.04 0.04 0.08 ±0.01 1050 ±100 (Note
±100 (Note
±1000 (Note
CD4051B, CD4052B, CD4053B
Electrical Specifications
Common Conditions Here: Whole Table Full Temp. Range, VSUPPLY ±5V, 100, Unless Otherwise Specified (Continued) (Note CONDITIONS LIMITS INDICATED TEMPERATURES (oC) PARAMETER UNITS
CONTROL (ADDRESS INHIBIT), through through Input High Voltage, Input Voltage, Channels Input Current, (Max) Propagation Delay Time: Address-to-Signal 20ns, (Channels 50pF, OFF) Figures Propagation Delay Time: Inhibit-to-Signal 20ns, (Channel Turning 50pF, Figure Propagation Delay Time: Inhibit-to-Signal (Channel Turning OFF) Figure 20ns, 50pF, Input Capacitance, (Any Address Inhibit Input) NOTE: Determined minimum feasible leakage measurement automatic testing. ±0.1 ±0.1 ±10-5 ±0.1
Electrical Specifications
TEST CONDITIONS PARAMETER Cutoff (-3dB) Frequency Channel (Sine Wave Input) (Note 20Log Common OUT/IN CD4053 CD4052 CD4051 Channel LIMITS UNITS
CD4051B, CD4052B, CD4053B
Electrical Specifications
TEST CONDITIONS PARAMETER Total Harmonic Distortion, (Note (Note (Note LIMITS 0.12 UNITS Common OUT/IN CD4053 CD4052 CD4051 Channel Between Channels Between Sections, CD4052 Only Measured Common Measured Channel mVPEAK mVPEAK
VSS, 1kHz Sine Wave -40dB Feedthrough Frequency (All Channels OFF) (Note 20Log 40dB -40dB Signal Crosstalk Frequency (Note 20Log 40dB
Between Sections, CD4053 Only Address-or-Inhibit-to-Signal Crosstalk (Note
20ns, (Square Wave) NOTES: Peak-to-Peak voltage symmetrical about Both ends channel.
Typical Performance Curves
CHANNEL RESISTANCE CHANNEL RESISTANCE 125oC
125oC 25oC -55oC
25oC -55oC
INPUT SIGNAL VOLTAGE
-7.5
-2.5 INPUT SIGNAL VOLTAGE
FIGURE CHANNEL RESISTANCE INPUT SIGNAL VOLTAGE (ALL TYPES)
FIGURE CHANNEL RESISTANCE INPUT SIGNAL VOLTAGE (ALL TYPES)
CD4051B, CD4052B, CD4053B Typical Performance Curves
CHANNEL RESISTANCE CHANNEL RESISTANCE 25oC
(Continued)
125oC
25oC -55oC
-7.5
-2.5
-7.5
-2.5
INPUT SIGNAL VOLTAGE
INPUT SIGNAL VOLTAGE
FIGURE CHANNEL RESISTANCE INPUT SIGNAL VOLTAGE (ALL TYPES)
OUTPUT SIGNAL VOLTAGE 25oC 100k,
FIGURE CHANNEL RESISTANCE INPUT SIGNAL VOLTAGE (ALL TYPES)
POWER DISSIPATION PACKAGE (µW)
25oC ALTERNATING PATTERN 50pF
TEST CIRCUIT CD4029
15pF
CD4051
INPUT SIGNAL VOLTAGE
SWITCHING FREQUENCY (kHz)
FIGURE CHARACTERISTICS CHANNELS (CD4051B)
FIGURE DYNAMIC POWER DISSIPATION SWITCHING FREQUENCY (CD4051B)
POWER DISSIPATION PACKAGE (µW)
POWER DISSIPATION PACKAGE (µW)
25oC ALTERNATING PATTERN 50pF
15pF
CD4029 CD4052
TEST CIRCUIT
25oC ALTERNATING PATTERN 50pF
TEST CIRCUIT CD4053
15pF
SWITCHING FREQUENCY (kHz)
SWITCHING FREQUENCY (kHz)
FIGURE DYNAMIC POWER DISSIPATION SWITCHING FREQUENCY (CD4052B)
FIGURE DYNAMIC POWER DISSIPATION SWITCHING FREQUENCY (CD4053B)
CD4051B, CD4052B, CD4053B Test Circuits Waveforms
7.5V
7.5V
-7.5V
-10V
NOTE: ADDRESS (digital-control inputs) INHIBIT logic levels are: VDD. analog signal (through swing from VDD. FIGURE TYPICAL BIAS VOLTAGES
20ns TURN-ON TIME TURN-OFF TIME
20ns
20ns
20ns
TURN-OFF TIME tPHZ TURN-ON TIME
FIGURE WAVEFORMS, CHANNEL BEING TURNED
FIGURE WAVEFORMS, CHANNEL BEING TURNED
CD4051
CD4052
CD4053
FIGURE CHANNEL LEAKAGE CURRENT CHANNEL
CD4051B, CD4052B, CD4053B Test Circuits Waveforms (Continued)
CD4051
CD4052
CD4053
FIGURE CHANNEL LEAKAGE CURRENT CHANNELS
OUTPUT
OUTPUT CD4052 CD4053
OUTPUT
CD4051
CLOCK
CLOCK
CLOCK
FIGURE PROPAGATION DELAY ADDRESS INPUT SIGNAL OUTPUT
OUTPUT 50pF CLOCK
OUTPUT 50pF CLOCK
OUTPUT 50pF
CLOCK
tPHL tPLH CD4051
tPHL tPLH CD4052
tPHL tPLH CD4053
FIGURE PROPAGATION DELAY INHIBIT INPUT SIGNAL OUTPUT
MEASURE "OFF" CHANNELS (e.g., CHANNEL MEASURE "OFF" CHANNELS (e.g., CHANNEL
CD4051B
CD4052B
CD4053B
MEASURE "OFF" CHANNELS (e.g., CHANNEL
FIGURE INPUT VOLTAGE TEST CIRCUITS (NOISE IMMUNITY)
CD4051B, CD4052B, CD4053B Test Circuits Waveforms (Continued)
KEITHLEY DIGITAL MULTIMETER "ON" RANGE
PLOTTER
CD4051 CD4053
CD4052
H.P. MOSELEY 7030A
FIGURE QUIESCENT DEVICE CURRENT
FIGURE CHANNEL RESISTANCE MEASUREMENT CIRCUIT
CD4051 CD4053 CD4052
NOTE: Measure inputs sequentially, both connect unused inputs either
NOTE: Measure inputs sequentially, both connect unused inputs either
FIGURE INPUT CURRENT
CHANNEL 5VP-P CHANNEL CHANNEL COMMON
5VP-P
CHANNEL
CHANNEL
FIGURE FEEDTHROUGH (ALL TYPES)
FIGURE CROSSTALK BETWEEN CHANNELS (ALL TYPES)
5VP-P
CHANNEL
CHANNEL
FIGURE CROSSTALK BETWEEN DUALS TRIPLETS (CD4052B, CD4053B)
CD4051B, CD4052B, CD4053B Test Circuits Waveforms (Continued)
DIFFERENTIAL SIGNALS CD4052 CD4052
COMMUNICATIONS LINK
DIFF. AMPLIFIER/ LINE DRIVER
DIFF. RECEIVER
DIFF. MULTIPLEXING
DEMULTIPLEXING
FIGURE TYPICAL TIME-DIVISION APPLICATION CD4052B
Special Considerations
applications where separate power sources used drive signal inputs, current capability should exceed VDD/RL effective external load). This provision avoids permanent current flow clamp action supply when power applied removed from CD4051B, CD4052B CD4053B.
CD4051B CD4556 COMMON OUTPUT
CD4051B
CD4051B
FIGURE 24-TO-1 ADDRESSING
CD4051B, CD4052B, CD4053B
IMPORTANT NOTICE Texas Instruments Incorporated subsidiaries (TI) reserve right make corrections, modifications, enhancements, improvements, other changes products services time discontinue product service without notice. Customers should obtain latest relevant information before placing orders should verify that such information current complete. products sold subject TI's terms conditions sale supplied time order acknowledgment. warrants performance hardware products specifications applicable time sale accordance with TI's standard warranty. Testing other quality control techniques used extent deems necessary support this warranty. Except where mandated government requirements, testing parameters each product necessarily performed. assumes liability applications assistance customer product design. Customers responsible their products applications using components. minimize risks associated with customer products applications, customers should provide adequate design operating safeguards. does warrant represent that license, either express implied, granted under patent right, copyright, mask work right, other intellectual property right relating combination, machine, process which products services used. Information published regarding third-party products services does constitute license from such products services warranty endorsement thereof. such information require license from third party under patents other intellectual property third party, license from under patents other intellectual property Reproduction information data books data sheets permissible only reproduction without alteration accompanied associated warranties, conditions, limitations, notices. Reproduction this information with alteration unfair deceptive business practice. responsible liable such altered documentation. Resale products services with statements different from beyond parameters stated that product service voids express implied warranties associated product service unfair deceptive business practice. responsible liable such statements.
Mailing Address: Texas Instruments Post Office 655303 Dallas, Texas 75265
Copyright 2003, Texas Instruments Incorporated

August 1998 Revised January 2003 Wide Range Digital Analog Signal

Top Searches for this datasheet

Other recent searches