Dual VCXO Clock Generator Features Description On-chip

The Datasheet Archive - 100 Million Datasheets from 7500 Manufacturers.

Dual VCXO Clock Generator Features Description On-chip

Datasheet Thumbnail

Top Searches for this datasheet

FS6245
Dual VCXO Clock Generator
Features
Description
On-chip tunable voltage-controlled crystal oscillator circuitry (VCXO) allows precise system frequency tuning (pull range typically 300ppm) VCXO tuning range: 0-3V Uses inexpensive fundamental-mode crystals integrated phase-locked loops (PLL) multiply VCXO frequency higher system frequencies needed core supply voltage (contact factory 3.3V) 3.3V output supply voltage Small circuit board footprint (20-pin SOIC) Custom frequency selections available contact your local Sales Representative more information
FS6245 monolithic CMOS clock generator designed minimize cost component count digital video/audio systems. core FS6245 circuitry that implements voltage-controlled crystal oscillator when external resonator attached. VCXO allows device frequencies precisely adjusted systems that have frequency matching requirements, such digital satellite receivers. high-resolution phase-locked loops generate output clock frequencies (CLKA, CLKB, CLKC). These frequencies phase-locked frequencylocked VCXO frequency. Synthesis error PLLs +/-0 unless otherwise noted.
Figure Configuration
XOUT XTUNE CLKA
Table Crystal Output Frequencies
CLKC VDDO CLKB
DEVICE FS6245-01
fXIN (MHz) CLKA (MHz) CLKB (MHz) CLKC (MHz) 13.500 11.0592 18.432 27.000
NOTE: Contact custom frequencies
FS6245
Figure Block Diagram
VCXO XOUT XTUNE Divider Array CLKC CLKB CLKA
FS6245
This document contains information preproduction product. Specifications information herein subject change without notice.
ISO9001
2.28.02
FS6245
Dual VCXO Clock Generator
Table Descriptions
Key: Analog Input; Analog Output; Digital Input; Input with Internal Pull-Up; Input with Internal Pull-Down; Digital Input/Output; DI-3 Three-Level Digital Input, Digital Output; Power/Ground; Active
TYPE
NAME XOUT FREF XTUNE CLKA CLKB VDDO CLKC Connection VCXO Crystal Feedback
DESCRIPTION
VCXO Crystal Drive External Reference Clock Input Core Power Supply VCXO Tune Input Connection Ground Output Enable Clock Output Connection Connection Connection Clock Output Ground Output Power Supply (must less than equal VDD) Connection Connection Clock Output Connection Connection
ISO9001
2.28.02
FS6245
Dual VCXO Clock Generator
Functional Block Description
Phase-Locked Loop (PLL)
simple formula obtain warping capability crystal oscillator
on-chip standard frequency- phaselocked loop architecture. multiplies reference oscillator desired frequency ratio integers. frequency multiplication exact with zero synthesis error (unless otherwise noted).
ppm)
Voltage-Controlled Crystal Oscillator (VCXO)
where extremes applied load capacitance. EXAMPLE: crystal with following parameters used. With 0.025pF, 6pF, 10pF, 20pF, tuning range
VCXO provides tunable, low-jitter frequency reference rest FS6245 system components. Loading capacitance crystal internal FS6245. external components (other than crystal resonator itself) required operation VCXO. Continuous fine-tuning VCXO frequency accomplished varying voltage XTUNE pin. oscillator operates crystal resonator parallel-resonant mode. Crystal warping, "pulling" crystal oscillation frequency, accomplished altering effective load capacitance presented crystal oscillator circuit. actual amount that changing load capacitance alters oscillator frequency will dependent characteristics crystal well oscillator circuit itself. Specifically, motional capacitance crystal (usually referred crystal manufacturers C1), static capacitance crystal (C0), load capacitance (CL) oscillator determine "warping" "pulling" capability crystal oscillator circuit.
0.025
FS6245 Typical VCXO Deviation XTUNE Input
Deviation from 13.500MHz
-100 -150 -200
V(XTUNE) volts
ISO9001
2.28.02
FS6245
Dual VCXO Clock Generator
Electrical Specifications
Table Absolute Maximum Ratings
Stresses above those listed under Absolute Maximum Ratings cause permanent damage device. These conditions represent stress rating only, functional operation device these other conditions above operational limits noted this specification implied. Exposure maximum rating conditions extended conditions affect device performance, functionality, reliability.
PARAMETER Supply Voltage (VSS ground) Input Voltage, Output Voltage, Input Clamp Current, VDD) Output Clamp Current, VDD) Storage Temperature Range (non-condensing) Ambient Temperature Range, Under Bias Junction Temperature Lead Temperature (soldering, 10s) Input Static Discharge Voltage Protection (MIL-STD 883E, Method 3015.7)
SYMBOL
MIN. VSS-0.5 VSS-0.5 VSS-0.5
MAX. VDD+0.5 VDD+0.5
UNITS
CAUTION: ELECTROSTATIC SENSITIVE DEVICE
Permanent damage resulting loss functionality performance occur this device subjected high-energy electrostatic discharge.
Table Operating Conditions
PARAMETER Core Supply Voltage (VDD) Supply Voltage (VDDO) Ambient Operating Temperature Range Crystal Resonator Frequency Crystal Resonator Motional Capacitance Crystal Load Capacitance SYMBOL VDDO fXTAL C1(xtal) CL(xtal) Fundamental Mode CONDITIONS/DESCRIPTION MIN. 4.75 13.5 TYP. MAX. 5.25 VDD+0.3 UNITS
ISO9001
2.28.02
FS6245
Dual VCXO Clock Generator
Table Electrical Specifications
Unless otherwise stated, 10%, load output, ambient temperature range 70°C. Parameters denoted with asterisk represent nominal characterization data production tested specific limits. Where given, characterization data from typical. Negative currents indicate current flows device.
PARAMETER Overall Supply Current, Dynamic, with Loaded Outputs
SYMBOL
CONDITIONS/DESCRIPTION
MIN.
TYP.
MAX.
UNITS
fXTAL 13.5MHz; 10pF
Voltage Controlled Crystal Oscillator VDD=5.0V Crystal Loading Capacitance Crystal Resonator Motional Capacitance VCXO Tuning Range VCXO Tuning Characteristic Crystal Drive Level Clock Outputs (CLKx) VDDO=3.3V High-Level Output Source Current Low-Level Output Sink Current Output Impedance Short Circuit Source Current Short Circuit Sink Current Clock Outputs (CLKx) VDDO=5.0V High-Level Output Source Current Low-Level Output Sink Current Output Impedance Short Circuit Source Current Short Circuit Sink Current IOSH IOSL 4.5V 0.4V 0.5VDD; output driving high 0.5VDD; output driving shorted 30s, max. shorted 30s, max. -100 IOSH IOSL 2.0V 0.4V 0.5VDD; output driving high 0.5VDD; output driving shorted 30s, max. 3.3V; shorted 30s, max. CL(xtal) C1(xtal) seen crystal connected XOUT VXTUNE 1.65V)
fXTAL 13.5MHz; CL(xtal) 14pF; C1(xtal) 25fF
ppm/V
Note: positive positive RXTAL=20; CL(xtal) 14pF
ISO9001
2.28.02
FS6245
Dual VCXO Clock Generator
Table Timing Specifications
Unless otherwise stated, 10%, load output, ambient temperature range 70°C. Parameters denoted with asterisk represent nominal characterization data production tested specific limits. Where given, characterization data from typical.
PARAMETER Overall VCXO Stabilization Time Stabilization Time Output Frequency Synthesis Error Clock Output (CLK) Duty Cycle Jitter, Period (peak-peak) Jitter, Long Term (y()) Rise Time Fall Time Rise Time Fall Time
SYMBOL
CONDITIONS/DESCRIPTION
MIN.
TYP.
MAX.
UNITS
tVCXOSTB tPLLSTB
From power valid From VCXO stable (unless otherwise noted Frequency Table)
Ratio high pulse width measured from rising edge next falling edge VDD/2) clock period tj(P) tj(LT) From rising edge next rising edge VDD/2, 10pF From 0-500µs VDD/2, 10pF compared ideal clock source VDDO 3.3V; 0.3V 3.0V; 10pF VDDO 3.3V; 0.3V 3.0V; 10pF VDDO 5.0V; 0.5V 4.5V; 10pF VDDO 5.0V; 4.5V 0.5V; 10pF
1.25
ISO9001
2.28.02
FS6245
Dual VCXO Clock Generator
Package Information
Table 20-pin SOIC (0.300") Package Dimensions
DIMENSIONS INCHES MIN. 0.0926 0.004 0.013 0.0091 0.4961 0.2914 MAX. 0.1043 0.0118 0.020 0.0125 0.5118 0.2992 MILLIMETERS MIN. 2.35 0.10 0.33 0.23 12.60 7.40 MAX. 2.65 0.30 0.51 0.32 13.00 7.60
BASE PLANE SEATING PLANE
AMERICAN MICROSYSTEMS, INC.
0.05 0.394 0.010 0.016 0.419 0.029 0.050
1.27 10.00 0.25 0.40 10.65 0.75 1.27
Table 20-pin SOIC (0.300") Package Characteristics
PARAMETER Thermal Impedance, Junction Free-Air Lead Inductance, Self Lead Inductance, Mutual Lead Capacitance, Bulk Lead Capacitance, Mutual SYMBOL CONDITIONS/DESCRIPTION flow Center lead Center lead adjacent lead Center lead Center lead adjacent lead TYP. 0.85 0.42 0.08 UNITS °C/W
ISO9001
2.28.02
FS6245
Dual VCXO Clock Generator
Ordering Information
DEVICE NUMBER PACKAGE TYPE 20-pin (0.300") SOIC (Small Outline Package) OPERATING TEMPERATURE RANGE 70°C (Commercial) SHIPPING CONFIGURATION Tape Reel
ORDERING CODE
11640-223
FS6245-01
Copyright 1998-2000 American Microsystems, Inc.
Devices sold covered warranty patent indemnification provisions appearing Terms Sale only. makes warranty, express, statutory implied description, regarding information forth herein regarding freedom described devices from patent infringement. makes warranty merchantability fitness purposes. reserves right discontinue production change specifications prices time without notice. AMI's products intended commercial applications. Applications requiring extended temperature range, unusual environmental requirements, high reliability applications, such military, medical life-support life-sustaining equipment, specifically recommended without additional processing such applications.
American Microsystems, Inc., 2300 Buckskin Rd., Pocatello, 83201, (208) 233-4690, (208) 234-6796, Address: http://www.amis.com E-mail: tgp@amis.com
ISO9001
2.28.02

Dual VCXO Clock Generator Features Description On-chip

Top Searches for this datasheet

Other recent searches