The Datasheet Archive - 100 Million Datasheets from 7500 Manufacturers.   United States  United States   


Datasheet Search Engine   
 
 
Part # or Description: • 5V RS232 Driver • 2SC5066* • "Real Time Clock" • "USB connector" • "blue led" 5mm • 10 watt zener diode • 2N3055* motorola
 
Search Tip: Try entering the part number only. Include a wildcard (eg. lm317* or 1n4148*)


  Datasheet Home \ Datasheet Details

PLL, VCXO, Clock Generator, Crystal Oscillators, Oscillator, Resonator, Divider, Power Supply

Download

PDF Abstract Text:

FS6209


Dual PLL VCXO Clock Generator IC

FS6209
Dual PLL VCXO Clock Generator IC
Features
Description
Dual phase-locked loop (PLL) device two output clock frequencies On-chip tunable voltage-controlled crystal oscillator (VCXO) allows precise system frequency tuning 3.3V supply voltage Small circuit board footprint (8-pin 0.150 SOIC) Custom frequency selections available - contact your local AMI Sales Representative for more information
Figure 1: Pin Configuration
XIN VDD XTUNE VSS
XOUT VSS CLKB CLKA
The FS6209 is a monolithic CMOS clock generator IC designed to minimize cost and component count in digital video / audio systems. At the core of the FS6209 is circuitry that implements a voltage-controlled crystal oscillator when an external resonator (nominally 13.5MHz) is attached. The VCXO allows device frequencies to be precisely adjusted for use in systems that have frequency matching requirements, such as digital satellite receivers. Two high-resolution phase-locked loops generate two output clocks (CLKA and CLKB) through an array of postdividers. All frequencies are ratiometrically derived from the VCXO frequency. The locking of all the output frequencies together can eliminate unpredictable artifacts in video systems and reduce electromagnetic interference (EMI) due to frequency harmonic stacking.
8-pin (0.150) SOIC
Figure 2: Block Diagram
FS6209
Table 1: Crystal / Output Frequencies
DEVICE FS6209-01 fXIN (MHz) 13.5 CLKA (MHz) 54.0000 CLKB (MHz) 22.5792
(+1.12ppm)
NOTE: Contact AMI for custom PLL frequencies
XIN VCXO XOUT XTUNE PLL DIVIDER ARRAY PLL
FS6209
American Microsystems, Inc. reserves the right to change the detail specifications as may be required to permit improvements in the design of its products.
ISO9001
FS6209
Dual PLL VCXO Clock Generator IC
Table 2: Pin Descriptions
NAME XIN VDD XTUNE VSS CLKA CLKB VSS XOUT VCXO Feedback Power Supply (+3.3V) VCXO Tune Ground Clock Output A Clock Output B Ground VCXO Drive
DESCRIPTION
Functional Block Description
Phase-Locked Loop (PLL)
The on-chip PLLs are a standard frequency- and phaselocked loop architecture. The PLL multiplies the reference oscillator to the desired frequency by a ratio of integers. The frequency multiplication is exact with a zero synthesis error.
Voltage-Controlled Crystal Oscillator (VCXO)
The oscillator operates the crystal resonator in the parallel-resonant mode. Crystal warping, or the "pulling" of the crystal oscillation frequency, is accomplished by altering the effective load capacitance presented to the crystal by the oscillator circuit. The actual amount that changing the load capacitance alters the oscillator frequency will be dependent on the characteristics of the crystal as well as the oscillator circuit itself. Specifically, the motional capacitance of the crystal (usually referred to by crystal manufacturers as C1), the static capacitance of the crystal (C0), and the load capacitance (CL) of the oscillator determine the warping capability of the crystal in the oscillator circuit. A simple formula to obtain the warping capability of a crystal oscillator is:
ISO9001
FS6209
Dual PLL VCXO Clock Generator IC
Electrical Specifications
Table 3: Absolute Maximum Ratings
Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. These conditions represent a stress rating only, and functional operation of the device at these or any other conditions above the operational limits noted in this specification is not implied. Exposure to maximum rating conditions for extended conditions may affect device performance, functionality, and reliability.
SYMBOL VDD VI VO IIK IOK TS TA TJ
MIN. VSS-0.5 VSS-0.5 VSS-0.5 -50 -50 -65 -55
MAX. 7 VDD+0.5 VDD+0.5 50 50 150 125 125 260 2
CAUTION: ELECTROSTATIC SENSITIVE DEVICE
Permanent damage resulting in a loss of functionality or performance may occur if this device is subjected to a high-energy electrostatic discharge.
Table 4: Operating Conditions
ISO9001
FS6209
Dual PLL VCXO Clock Generator IC
Table 5: DC Electrical Specifications
PARAMETER Overall Supply Current, Dynamic, with Loaded Outputs Supply Current, Static Voltage Controlled Crystal Oscillator Crystal Loading Capacitance Crystal Resonator Motional Capacitance VCXO Tuning Range VCXO Tuning Characteristic Crystal Drive Level Crystal Oscillator Feedback (XIN) Threshold Bias Voltage High-Level Input Current Low-Level Input Current Crystal Oscillator Drive (XOUT) High-Level Output Source Current Low-Level Output Sink Current Clock Outputs (CLKA, CLKB) High-Level Output Source Current Low-Level Output Sink Current Output Impedance Short Circuit Source Current Short Circuit Sink Current
SYMBOL
CONDITIONS / DESCRIPTION
UNITS
IDD IDD
CL(xtal) C1(xtal)
VTH IIH IIL
IOH IOL
IOH IOL zOH zOL IOSH IOSL
ISO9001
FS6209
Dual PLL VCXO Clock Generator IC
Table 6: AC Timing Specifications
PARAMETER Overall VCXO Stabilization Time PLL Stabilization Time Synthesis Error Clock Output (CLKA) Duty Cycle Jitter, Period (peak-peak) Jitter, Long Term (y()) Rise Time Fall Time Clock Output (CLKB) Duty Cycle Jitter, Period (peak-peak) Jitter, Long Term (y()) Rise Time Fall Time
SYMBOL
CONDITIONS / DESCRIPTION
CLOCK (MHz)
UNITS
tVCXOSTB tPLLSTB
From power valid From VCXO stable (unless otherwise noted in Frequency Table)
ms us ppm
Ratio of high pulse width (as measured from rising edge to next falling edge at VDD / 2) to one clock period
tj(P) tj(LT) tr tf
Ratio of high pulse width (as measured from rising edge to next falling edge at VDD / 2) to one clock period
tj(P) tj(LT) tr tf
Figure 3: VCXO Range vs. Tuning Voltage
ISO9001
FS6209
Dual PLL VCXO Clock Generator IC
Package Information
Table 7: 8-pin SOIC (0.150") Package Dimensions
DIMENSIONS INCHES MIN. A A1 A2 B C D E e H h L 0.061 0.004 0.055 0.013 0.0075 0.189 0.150 0.230 0.010 0.016 0° MAX. 0.068 0.0098 0.061 0.019 0.0098 0.196 0.157 0.244 0.016 0.035 8° MILLIMETERS MIN. 1.55 0.102 1.40 0.33 0.191 4.80 3.81 5.84 0.25 0.41 0° MAX. 1.73 0.249 1.55 0.49 0.249 4.98 3.99 6.20 0.41 0.89 8°
BASE PLANE 1 ALL RADII: 0.005" TO 0.01"
AMERICAN MICROSYSTEMS, INC.
SEATING PLANE
7° typ.
0.050 BSC
1.27 BSC
Table 8: 8-pin SOIC (0.150") Package Characteristics
ISO9001
FS6209
Dual PLL VCXO Clock Generator IC
Ordering Information
DEVICE NUMBER PACKAGE TYPE 8-pin (0.150") SOIC (Small Outline Package) 8-pin (0.150") SOIC (Small Outline Package) OPERATING TEMPERATURE RANGE 0°C to 70°C (Commercial) 0°C to 70°C (Commercial) SHIPPING CONFIGURATION Tape and Reel Tubes
ORDERING CODE
FS6209-01 FS6209-01
American Microsystems, Inc., 2300 Buckskin Rd., Pocatello, ID 83201, (208) 233-4690, FAX (208) 234-6796, WWW Address: http://www.amis.com E-mail: tgp@amis.com 7
ISO9001