| The Datasheet Archive - 100 Million Datasheets from 7500 Manufacturers. |
Semiconductor MSM9810 8-channel Mixing ADPCM Type Voice Synthesis
Top Searches for this datasheetE2D0020-39-93 Semiconductor Semiconductor MSM9810 8-channel Mixing ADPCM Type Voice Synthesis This version: Sep. 1999 MSM9810 Previous version: 1997 GENERAL DESCRIPTION MSM9810 8-channel mixing voice synthesis which Mbits and/ EPROM storing voice data directly connected externally. device straight 8-bit playback, non-linear 8-bit playback, 4-bit ADPCM playback, 4-bit ADPCM2 playback selectable provides 2-channel stereo output volume control. MSM9810 contains 14-bit converter LPF. MSM9810 easily configure system connecting voice data storage memory, power amplifier, externally. FEATURES Non-linear 8-bit straight 8-bit 4-bit ADPCM 4-bit ADPCM2 Serial input parallel input selectable Phrase Control Table function 8-channel mixing function Master clock frequency 4.096 Sampling frequency kHz, kHz, kHz, kHz, 10.6 kHz, 12.8 kHz, 16.0 kHz, 21.2 kHz, 25.6kHz, 32.0kHz Maximum number phrases Output channel channels Built-in volume control function (for each output channel) Built-in 14-bit converter Built-in low-pass filter Digital filter Package 64-pin plastic name MSM9810GS-BK) 1/31 RA23 Semiconductor BLOCK DIAGRAM D7/SD D6/SI D5/SO D4/UD D3/SR3 D2/SR2 D1/SR1 D0/SR0 SERIAL NCR/BUSY 8-Bit LATCH 23-Bit Multiplexer interface DATA Controller 23-Bit Address Counter ADPCM Synthesizer Synthesizer TEST1 TEST2 TEST3 TEST4 Register 16*9 Timing Controller 14-Bit 14-Bit MSM9810 2/31 RESET DVDD DGND LDAO AVDD AGND RDAO Semiconductor MSM9810 CONFIGURATION (TOP VIEW) RA23 RA22 RA21 RA20 RA17 RA16 RA15 RA14 RA13 RA12 RA11 RA10 RA19 RA18 DGND AGND TEST4 LDAO RDAO AVDD DVDD TEST1 DVDD NCR/BUSY D0/SR0 D1/SR1 D2/SR2 D3/SR3 D4/UD D5/SO D6/SI D7/SD RESET DGND TEST2 TEST3 SERIAL connection 64-pin Plastic 3/31 Semiconductor MSM9810 DESCRIPTIONS 40-47, 49-64 Symbol RA23-RA0 Type when "H". Data external memory. Pull-down resistors internally 33-38 RD7-RD0 connected these pins. These pull-down resistors become valid when "H", become invalid when "L". Output enable external memory. When this "L", RA23 pins output address data output enable signal. When this "H", RA23 pins become high impedance. Select Command data Subcommand data. When this "H", subcommand input selected. When this "L", command input selected. pull-up resistor internally connected this pin. Read interface. pull-up resistor internally connected this pin. Write interface. pull-up resistor internally connected this pin. Chip select interface. When "H", signal entered this pull-up resistor internally connected this pin. interface select pin. When SERIAL "H", serial input interface SERIAL selected. When "L", parallel input interface selected. Data interface when parallel input interface selected. When "L", this serves data input pin. D7/SD When "L", this serves channel status data output pin. When serial input interface selected, this serves serial data input pin. Data interface when parallel input interface selected. When "L", this serves data input pin. D6/SI When "L", this serves channel status output pin. When serial input interface selected, this serves serial clock input pin. Data interface when parallel input interface selected. When "L", this serves data input pin. D5/SO When "L", this serves channel status output pin. When serial input interface selected, this serves channel status output pin. Description Address pins external memory. These pins become high impedance 4/31 Semiconductor MSM9810 Symbol Type Description Data interface when parallel input interface selected. When "L", this serves data input pin. When "L", this serves channel status output pin. D4/UD When serial input interface selected, this serves channel status selecter pin. When "H", channels thru output thru SR0, respectively. When "L", channels thru output thru SR0, respectively. Data interface when parallel input interface selected. When "L", this serves data input pin. When "L", this serves channel status output pin. D3/SR3 D2/SR2 D1/SR1 D0/SR0 LDA0 RDA0 When serial input interface selected, this serves channel status output pin. When "H", channels thru output thru SR0, respectively. When "L", channels thru output thru SR0, respectively. LEFT side output pin. RIGHT side output pin. Crystal ceramic oscillator connection pin. feedback resistor about connected between necessary, enter external clocks into this pin. Crystal ceramic oscillator connection pin. When external clocks used, leave this open. When this level, initialized. that time, oscillation stopsand outputs level. Channel status select pin. When this "H", signal output. When "L", BUSY signal output. Pins testing. Apply level these pins. RESET NCR/BUSY TEST1 TEST2 TEST3 TEST4 DVDD AVDD DGND AGND Pull-down resistors internally connected these pins. Pins testing. Apply level these pins. Power supply pin. pin. 5/31 Semiconductor MSM9810 ABSOLUTE MAXIMUM RATINGS Parameter Power Supply Voltage Input Voltage Storage Temperature Symbol TSTG Condition Ta=25°C Rating -0.3 +7.0 -0.3 VDD+0.3 +150 (GND=0 Unit RECOMMENDED OPERATING CONDITIONS (GND=0 Parameter Power Supply Voltage Operating Temperature Master Clock Frequency Symbol fOSC Condition Min. Range Typ. 4.096 Max. Unit ELECTRICAL CHARACTERISTICS Characteristics (DVDD=AVDD=4.5 DGND=AGND=0 Ta=-40 +85°C) Parameter High-level Input Voltage Low-level Input Voltage High-level Output Voltage Low-level Output Voltage High-level Input Current High-level Input Current Low-level Input Current Low-level Input Current Output Leakage Current Operating Current Standby Current Symbol IIH1 IIH2 IIL1 IIL2 Condition -1mA Applied pins with internal pull-down resistor Applied pins with internal pull-up resistor VOUT -40°C +70°C -40°C +85°C Min. VDD-0.4 -300 Typ. Max. Unit 6/31 Semiconductor Characteristics MSM9810 (VDD=3.5 5.5V, GND=0 Ta=-40 +85°C) Parameter Master Clock Duty Cycle RESET Input Pulse Width RESET Delay Time From Raising Power Supply Hold Time serial input Pulse Width Output Data Valid Time after Fall Data Float Time after Rise Setup Hold Time Setup Hold Time Pulse Width Data Setup Time before Rise Data Hold Time after Rise WR-WR Pulse Interval CS-CS Pulse Interval Serial Data Setup Time Serial Data Hold Time Serial Clock Pulse Width Symbol Min. fduty tw(RST) tD(RST) tDRE tDRF tDWS tDWH tWWS tSDS tSSD tW(SCK) Typ. Max. Unit 7/31 Semiconductor MSM9810 TIMING DIAGRAMS Power-On Timing tD(RST) RESET tW(RST) Data Read Timing, Parallel Input RD(I) D0(I/O) tDRE Data Valid tDRF Data Write Timing, Parallel Input CMD(I) CS(I) WR(I) tWSS D0(I) Data Stable Data Stable tDWS tDWH 8/31 Semiconductor Data Write Timing, Serial Input MSM9810 CMD(I) CS(I) WR(I) SD(I) tSDS SI(I) tW(SCK) tSSD Data Read Timing, Serial Input CS(I) RD(I) SO(I) SI(I) 9/31 Semiconductor MSM9810 Command input timing parallel input interface phrase address "25H" data played back channel command options selected (P-P) sound volume channels, internal pass filter, secondary digital filter processing, voltage follower output. D7-D0 option data Subcommand (OPT) Transfer option data Command (OPT) address data Subcommand (FADR) Transfer address data channel Command (FADR) Start flag channel Subcommand (START) Start flag execution (Channel Command (START) Channel voice systhesis starts "Command Data Subcommand Data" further information commands subcommands. Command input timing serial input interface Phrase address "08H" channel data Phrase address "02H" channel data played back simultaneously. command option default setting. (08H) address "01H" data Subcommand (FADR) (28H) Transfer address data channel Command (FADR) (02H) address "02H" data Subcommand (FADR) (29H) Transfer address data channel (FADR) (03H) (00H) start flag channel Start flag execution channel (channel channel Subcommand Command (START) (START) Channel channel voice synthesis starts "Channel Synthesis" further information channel synthesis. 10/31 Semiconductor MSM9810 FUNCTIONAL DESCRIPTION User Specification Phrase maximum phrases selected with user specification phrases. User specification phrases stored voice management area external ROM. Merely selecting phrase, sampling frequency start stop address voice controlled. MSM9810 directly specify start address stop address externally without using user specification phrases. Only channels used directly specifying start address stop address externally. Playback Time Memory Capacity Table shows configuration external ROM. capacity actual voice data different from indicated capacity. Table Configuration Address management area (16Kbits) Voice data area Phrase Controll Table area Playback time depends external memory capacity, sampling frequency, playback system. relationship shown below. Playback time 1.024 (memory capacity -16) (Kbits) Sampling frequency (kHz) length (Seconds) (Bit length ADPCM, ADPCM2.4bits, PCM.8bits) example, when Mbits used with sampling frequency 4-bit ADPCM type, playback time becomes follows. Playback time= 1.024 (8192-16) Kbits =131 seconds (kHz) (bit) above equation, playback time when Phrase Controll Table function used shown. 11/31 Semiconductor Sampling Frequency MSM9810 Sampling frequency specified each phrase address management area external ROM. sampling frequency, following types selected when voice data created. kHz, kHz, 16.0 kHz, 32.0 (Group kHz, 10.6 kHz, 21.3 (Group kHz, 12.8 kHz, 25.6 (Group Channel Synthesis When internal LPFs used, different sampling frequency than selected sampling frequency GroupX permitted channel synthesis. internal used selecting "use internal LPF" with command (see "OPT Command"). When internal LPFs used, channel synthesis made using different sampling frequency shown below. When channels synthesized, sampling frequency Group first vocalizing channel (one above Group selected. sampling frequency Group other than selected Group used channel synthesis, playback becomes fast slow. Figure Figure show examples. Channel Channel Channel fS=16.0kHz fS=32.0kHz (Valid) fS=25.6 (Invalid, playback with fS=32.0 kHz) Figure When channel played back using different sampling frequency while channel being played back. Channel Channel fS=16.0kHz fS=25.6kHz (Valid) Channel ends Figure Channel played back using different sampling frequency after channel played back 12/31 Semiconductor MSM9810 When multiple channels played back simultaneously, sampling frequency Group smallest channel priority. fS=8.0 (Sampling frequency group channel selected.) fS=25.6 (Invalid, playback with fs=32.0 kHz) fS=32.0 (Valid) Channel Channel Channel Figure When channel played back simultaneously. 13/31 Semiconductor Reset Function MSM9810 When level input RESET pin, enters power down state, stopping oscillation minimizing current consumption. same time, control circuit reset initialized. Power down status follows. Oscillation stops internal circuits stop operation. Current consumption minimized. When external clock use, input level power down status, that current does flow into oscillation circuit. When crystal oscillator use, level output pin. level output output (LDAO, RDAO). certain input level RESET when power turned Playback System This four types playback systems support various voices: 4-bit ADPCM, 4-bit ADPCM2, 8-bit straight PCM, 8-bit non-linear PCM. 4-bit ADPCM ADPCM (Adaptive Differential Pulse Code Modulation) system adaptively changes quantization width encodes 4-bit data each sampling, that follow voice waveform improves. ADPCM data converted using analysis tool. human voice, animal voice natural sounds, better ADPCM system because voice data capacity decreases. 4-bit ADPCM2 4-bit ADPCM follow-up characteristics voice waveform even better than 4-bit ADPCM. This system compatible only with MSM9841/MSM9842. ADPCM2 data converted using analysis tool. 8-bit Straight follow-up characteristics voice waveform voice areas best four types. This system suitable sound effects, where waveforms change rapidly, pulse shape waveforms. 8-bit Non-linear This system plays back center waveform voice quality equivalent bits. This system improve voice quality volume sounds. 8-bit non-linear data converted using analysis tool. 14/31 Semiconductor Voice Output MSM9810 voice output 14-bit converter output stereo (LDAO, RDAO), with phase. output amplitude from converter maximum (16383/16384) VDD, output waveform step waveform synchronized with sampling frequency. command option been voice output. converter output voltage follower output selected option. Microcomputer Interface There types interface with microcomputer; parallel input interface other serial input interface. Either interfaces selected with SERIAL pin. parallel input interface selected when SERIAL level. serial input interface selected when SERIAL level. When parallel input interface selected, MSM9810 controlled nine different commands using (data buses) control pins CMD, internal status register used check status LSI. When serial input interface selected, MSM9810 controlled nine different commands using serial data input serial clock input control pins CMD, SR3, SR2, pins used check status LSI. pins function differently according whether parallel input interface selected serial input interface selected. table shows names. "PIN DESCRIPTIONS" their functions. Table Difference between parallel input serial input pins number Parallel input Serial input 15/31 Semiconductor Parallel Input Interface MSM9810 parallel input interface, microcomputer controls pins RESET, CMD, D7-D0. Command subcommand data input from D7-D0 control CMD, shown Figure 7-1, status output from D7-D0 control shown Figure 7-2. CMD(I) CS(I) WR(I) tWSS D0(I) Data Stable Data Stable tDWS tDWH Figure Parallel input write cycle timing RD(I) D0(I/O) tDRE Data Valid tDRF Figure Parallel input read cycle timing 16/31 Semiconductor Serial Input Interface MSM9810 serial input interface, microcomputer controls pins RESET, CMD, parallel input, data output from D7-D0, serial input, data D7-D0 input serial from using Figure shows command subcommand input timing, Figure shows read timing. CMD(I) CS(I) WR(I) SD(I) tSDS SI(I) tW(SCK) tSSD Figure Serial input write cycle timing CS(I) RD(I) SO(I) SI(I) Figure Serial input read cycle timing 17/31 Semiconductor Channel Status MSM9810 channel status output from D7-D0. There types signals output channel status: BUSYn 1-8) signals NCRn signals. These types selected NCR/BUSY pin. When NCR/BUSY level, output, when level, BUSY output. signal command subcommand input status signal (Next Command Request) each channel, signal input enabled level. BUSY signal outputs level while each channel executing voice synthesis. Each channel status signal output from D7-D0 pins parallel input interface, from pins D3/SR3-D0/SR0 pins serial input interface control Table shows relationship between D7-D0 channels, Figure shows read timing parallel input interface. Table Correspondence between D7-D0 channels Data Corresponding channel RD(I) D0(I/O) tDRE Data Valid tDRF Figure Read timing parallel input interface serial input interface, serial output from D5/SO pins control D3/SR3D0/SR0 parallel output (constantly output) selected. serial output from D5/SO pin, D7-D0, shown Table 8-1, output from serial rise when level. Figure shows this timing. 18/31 Semiconductor MSM9810 RD(I) SI(I) SO(O) CH8-5 CH4-1 Figure Read timing serial input interface serial input interface, status signals constantly output from D3/SR3 D0/SR0 pins. Selection BUSY controlled NCR/BUSY pin. Since there only four D0/SR0 pins, channels status signals selected control D4/UD pin. Table shows relationship between D4/UD D3/SR3 D0/SR0 pins. Table Correspondence between D4/UD D3/SR3 D0/SR0 D4/UD="L" D3/SR3 D2/SR2 D1/SR1 D0/SR0 Channel Channel Channel Channel D4/UD="H" Channel Channel Channel Channel 19/31 Semiconductor Command Data Subcommand Data MSM9810 parallel input, command data subcommand data controlled data D7-D0 pins CMD, control pins. serial input, command data subcommand data controlled data input/output pins CMD, control pins. This reads data internal register (TMP register) executing subcommand, transfers data register register each command function executes data executing command. subcommand command distinguished level pin. level indicates subcommand, level indicates command. Table shows command data list, Table shows details C2-C0 Table (channel specification), Table shows subcommand data list corresponding command data. Table Command Data List Function Starts playback channel which data stored register "H". START Stops playback channel which data stored register "H". STOP LOOP MUON FADR DADR Repeats playback channel which data stored regiter "H". Changes option command. Inserts silence corresponding length data stored register. Transfers phrase address stored register phrase register specified channel. This command internally transfers 7-byte start stop address, value sampling frequency playback algorithm which stored register. Changes volume specified channel volume data stored register. Changes volume right left converter volume data stored register. CVOL don't care. Table 9-2.) 20/31 Semiconductor MSM9810 Table Channel Specification List Channel control Channel Channel Channel Channel Channel Channel Channel Channel Table Subcommand Data List Command START STOP LOOP MUON FADR DADR Subcommand funciton Channel setting Channel setting Channel setting Option setting Silence time setting Phrase address setting (1st byte) address setting (2nd byte) (3nd byte) (4nd byte) (5nd byte) (6nd byte) (7nd byte) Volume setting Volume setting SA23 SA22 SA21 SA20 SA19 SA18 SA17 SA16 SA15 SA14 SA13 SA12 SA11 SA10 ST23 ST22 ST21 ST20 ST19 ST18 ST17 ST16 ST15 ST14 ST13 ST12 ST11 ST10 CVOL don't care.) 21/31 Semiconductor START Command MSM9810 START command starts voice synthesis channel corresponding data stored register. Table shows correspondence between data input (D7-D0) channels. serial input, sequence D7-D0 serial input data shown Figure 8-2. Table Correspondence between D7-D0 Channels Data Corresponding channel When START command input, data stored register start register, voice synthesis processing starts. example, when written from data register START command input, channels start voice synthesis simultaneously. Input START command when status signal (NCR BUSY) channel started "H". When "L", input disabled. Figure shows flowchart when START command input. pulse input NCRn corresponding each channel output D7-D0 Check that D7-D0 corresponding channel start voice synthesis "H". NCRn="H" Subcommand input START command input After setting D7-D0 corresponding channel start voice synthesis from data bus, input pulse. (Set "H".) Figure START Command Input Flow STOP Command STOP command stops voice synthesis processing channel corresponding data stored register. Table shows correspondence between data input (D7-D0) channels. Table Correspondence between D7-D0 channels Data Corresponding channel 22/31 Semiconductor MSM9810 When STOP command input, stops processing voice synthesis corresponding channel rise pulse. When voice synthesis stops, value that channel cleared VDD, BUSY channel status signals become "H". When been START register, START register cleared "L". LOOP Command LOOP command repeats playback voice synthesis channel corresponding data stored registers. Table shows correspondence between data input (D7-D0) channels. Table Correspondence between D7-D0 channels Data Corresponding channel When LOOP command input, writes data register LOOP register rise pulse, repeats playback channel where set. Once LOOP register, playback continues until from outside. phrase controll table function been used phrase address, edited voice repeatedly played back. repeating playback, register channel repeat using LOOP command again. When register "L", repeating ends with current playback phrase. START register been continue playback another phrase, another phrase played back continuously after repeating ends. Figure shows example. Channel phrase phrase phrase phrase LOOP start LOOP Figure LOOP Command Execution Example 23/31 Semiconductor Command MSM9810 command changes setting inside according data stored register. Table shows correspondence between data input options. Table Correspondence between D7-D0 options Uses internal LPF. Does internal LPF. Option Executes digital filter processing. Executes digital filter processing. Option Outputs directly from converter. Outputs voltage follower. Option Sets volume channels VDD(P-P). Sets volume channels 1/2VDD(P-P). Sets volume channels 1/4VDD(P-P). Sets volume channels 1/8VDD(P-P). Option (Input D7-D5.) When command input, changes option rising edge pulse. When power turned when RESET pulse input, registers corresponding D3D0 have been "L". option changed when voice synthesis execution, voice quality change. recommends option after power turned after RESET input. Volume Option Volume CVOL command command, waveform clamped when channel synthesis executed. CVOL command command used prevent waveform from being clamped, number steps used actual volume decreases, effective voice synthesis performed. known that waveform will clamped, this option volume channels low, that number steps volume utilized maximum level. Digital Filter Processing This built-in oversampling circuit digital filter processing. This oversampling system evenly generates four times more points sampling frequencies. When power turned RESET pulse input, those pulses have been pass through oversampling circuit. digital filter processing unnecessary, change this setting command. 24/31 Semiconductor MSM9810 Analog Output When power turned been that output converter output voltage follower. change this setting, command. output impedance analog signals being output voltage follower about 500W. output impedance analog signals directly output from converter about 30kW. MUON Command MUON command inserts silence into specified channel rise pulse. length silence according size data stored register. length silence data input advance, before executing MUON command. Silence length steps, 1020 intervals. Silence time follows. (D7) (D6) (D5) (D4) (D3) (D2) (D1) (D0) 4.096 operation MUON command similar START command start voice synthesis. When MUON command input, START register, BUSY signals becomes "L". MUON command input when voice synthesis execution, silence time inserted after voice synthesis ends. Input MUON command when status signal (NCR BUSY) channel start voice synthesis "H". When "L", input disabled. Figure shows flow chart example when MUON command input. pulse input NCRn corresponding each channel output D7-D0. Check that D7-D0 corresponding channel insert silence "H". NCRn="H" Subcommand input MUON command input After setting time inserting silence from data bus, input pulse (set "H"). Specify channel silence command. Figure MUON Command Input Flow 25/31 Semiconductor FADR Command MSM9810 FADR command transfers data stored register phrase address register corresponding channel rise pulse. phrase address, user specification phrases have been analysis tool, playback system, sampling frequency start stop address voice data have been registered address management area. When phrase address START command input, reads data address management area, starts voice synthesis. Since phrase address D7-D0, maximum phrases set. edit function used phrase addresses, only phrase combinations with other phrases possible. DADR Command DADR command transfers data stored (1-7) register start stop address register corresponding channel rise pulse. direct address, playback system, sampling frequency, start stop address voice data directly input from microcomputer without using address management area. Direct address playback system available with channel available with channel Since phrases that phrase address maximum 256, voice data exceeds phrases, this command. Data playback system, sampling frequency, start stop address voice data displayed when analysis tool used. Data playback system, sampling frequency, start stop address voice data input TMP1 TMP7 registers divided steps, unlike data input other commands. Figure shows input method. CMD(I) CS(I) WR(I) D0(I) Stores TMP1 Stores TMP3 Stores TMP7 Stores TMP5 register data register data register data register data Stores TMP6 Stores TMP2 Stores TMP4 Executes command register data register data register data Figure DADR Input Timing 26/31 Semiconductor MSM9810 Figure shows, pulses input times when status, input data TMP1 TMP7 registers. increments registers rise pulse when "H". must while inputting data. When becomes while inputting data, increment registers cleared. Table shows configuration data input TMP1 TMP7 registers. Table Register Data Configuration TMP1 register TMP2 register TMP3 register TMP4 register TMP5 register TMP6 register TMP7 register Input start address voice data TMP1 TMP3 registers. Input stop address voice data TMP4 TMP6 registers. Input playback system sampling frequency TMP7 register. Table shows input data configuration playback system sampling frequency. Table Data Configuration Playback System Sampling Frequency Sampling frequency 4.0kHz Sampling frequency 8.0kHz Sampling frequency 16.0kHz Sampling frequency 32.0kHz Sampling frequency 6.4kHz Sampling frequency 12.8kHz Sampling frequency 25.6kHz Sampling frequency 5.3kHz Sampling frequency 10.6kHz Sampling frequency 21.3kHz Playback system: 4-bit ADPCM Playback system: 4-bit ADPCM2 Playback system: 8-bit non-linearPCM Playback system: 8-bit straight 27/31 Semiconductor CVOL Command MSM9810 CVOL command adjusts volume specified channel volume which corresponds size data stored register rise pulse. Volume steps -2dB step units. data shown Table 9-10. Table 9-10 Volume Setting Data Configuration Volume (dB) -2dB -4dB -6dB -8dB -10dB -12dB -14dB -16dB -18dB -20dB -22dB -24dB -26dB -28dB -30dB (D7-D4 Don't care) When power turned RESET pulse input, channels 0dB. 28/31 Semiconductor Command MSM9810 command adjusts volume specified channel left right respectively, volume which corresponds size data stored register rise pulse. This command enables stereo output. When volume controlled command CVOL command, volume output volume stored multiplied volume command, CVOL command, command respectively. This volume output from LDAO RDAO. Volume steps step units. data shown Table 9-11. Table 9-11 Data Configuration Volume left side Volume right side -2dB -4dB -6dB -8dB -10dB -12dB -14dB -16dB -18dB -20dB -22dB -24dB -26dB -28dB -30dB 29/31 APPLICATION CIRCUITS Semiconductor 74HC139 M9810 RA20 RA19 RA18-0 RD7-0 M274000 M274000 M274000 M274000 RESET A18-0 D7-0 A18-0 D7-0 A18-0 D7-0 A18-0 D7-0 SERIAL NCR/BUSY LDAO TEST1 TEST2 TEST3 RDAO MSM9810 30/31 Application circuit example when four 4Mbit EPROMs connected (serial interface) Semiconductor MSM9810 PACKAGE DIMENSIONS (Unit QFP64-P-1414-0.80-BK Mirror finish Package material Lead frame material treatment Solder plate thickness Package weight Epoxy resin alloy Solder plating more 0.87 TYP. Notes Mounting Surface Mount Type Package SOP, QFP, TSOP, SOJ, (PLCC), surface mount type packages, which very susceptible heat reflow mounting humidity absorbed storage. Therefore, before perform reflow mounting, contact Oki's responsible sales person product name, package name, number, package code desired mounting conditions (reflow method, temperature times). 31/31 E2Y0002-29-62 NOTICE information contained herein change without notice owing product and/or technical improvements. Before using product, please make sure that information being referred up-to-date. outline action examples application circuits described herein have been chosen explanation standard action performance product. When planning product, please ensure that external conditions reflected actual circuit, assembly, program designs. When designing your product, please product below specified maximum ratings within specified operating ranges including, limited operating voltage, power dissipation, operating temperature. assumes responsibility liability whatsoever failure unusual unexpected operation resulting from misuse, neglect, improper installation, repair, alteration accident, improper handling, unusual physical electrical stress including, limited exposure parameters beyond specified maximum ratings operation outside specified operating range. Neither indemnity against license third party's industrial intellectual property right, etc. granted connection with product and/or information drawings contained herein. responsibility assumed infringement third party's right which result from thereof. products listed this document intended general electronics equipment commercial applications (e.g., office automation, communication equipment, measurement equipment, consumer electronics, etc.). These products authorized system application that requires special enhanced quality reliability characteristics system application where failure such system application result loss damage property, death injury humans. Such applications include, limited traffic automotive equipment, safety devices, aerospace equipment, nuclear power control, medical equipment, life-support systems. Certain products this document need government approval before they exported particular countries. purchaser assumes responsibility determining legality export these products will take appropriate necessary steps their expense these. part contents contained herein reprinted reproduced without prior permission. MS-DOS registered trademark Microsoft Corporation. Copyright 1999 Electric Industry Co., Ltd. Printed Japan Other recent searchesPLL602-04 - PLL602-04 PLL602-04 Datasheet MGF4935AM - MGF4935AM MGF4935AM Datasheet KF881U - KF881U KF881U Datasheet HLMP-LD15 - HLMP-LD15 HLMP-LD15 Datasheet HLMP-LM15 - HLMP-LM15 HLMP-LM15 Datasheet HLMP-LB15 - HLMP-LB15 HLMP-LB15 Datasheet BAW56W - BAW56W BAW56W Datasheet ADG901 - ADG901 ADG901 Datasheet ADG902 - ADG902 ADG902 Datasheet ADG901--absorptive - ADG901--absorptive ADG901--absorptive Datasheet ADG902--reflective - ADG902--reflective ADG902--reflective Datasheet 2SK2993 - 2SK2993 2SK2993 Datasheet
Privacy Policy | Disclaimer |