System Clock Buffer PRODUCT DESCRIPTION device high fanout s

The Datasheet Archive - 100 Million Datasheets from 7500 Manufacturers.

System Clock Buffer PRODUCT DESCRIPTION device high fanout s

Datasheet Thumbnail

Top Searches for this datasheet

CB683
System Clock Buffer
PRODUCT DESCRIPTION
device high fanout system clock buffer. primary application create large quantity clocks needed support wide range applications that requires those clock loads signal that referenced single existing clock. Loads supported. chief applications this component where long traces used transport clocks from their generating devices their loads. creation degradation waveform rise fall times greatly reduced running single reference clock trace this device then using regenerate clock that drives shorter traces. Using these devices therefore minimized board real estate saved.
output buffer divided into groups high clock fanout applications clocks. Each output internally disabled reduction further reduced requiring only single long trace clock source. VDD= volts each clock group Output frequency range skew between output clocks derived from same input pin. skew between output clocks when input pins connected together. 52-pin package
CONNECTION DIAGRAM
BLOCK DIAGRAM
VDD1 VDD2 CLK[3:4] CIN1 VDD3 CLK[5:6] VDD4 CLK[7:8] VDD5 CLK[9:10] VDD6 CLK[11:12] VDD7 SDATA SCLK CLK[1:2]
CLK19 CLK18 CLK17 VDD9 CLK16 CLK15 VDD8 CLK14 CLK13 VDD7
Control Logic
CLK[13:14] VDD8 CLK[15:16] VDD9 CLK[17,18] VDD10 CLK[19:21] VDD11 CLK[22,23]
CLK20 CLK21 VDD10 CIN1 SCLK SDATA CIN2 CIN3 VDD11 CLK24 CLK23
CLK12 CLK11 VDD6 CLK10 CLK9 VDD5 CLK8 CLK7 VDD4
CIN2
CIN3
CLK24
INTERNATIONAL MICROCIRCUITS, INC. COCHES MILPITAS, 95035. TEL: 408-263-6300. 408-263-6571
CLK22 VDD1 CLK1 CLK2 VDD2 CLK3 CLK4 VDD3 CLK5 CLK6
Rev.2.1
11/20/98 Page
CB683
System Clock Buffer
DESCRIPTION
Name CIN1 TYPE Description This connected input reference clock that drives output clocks CLK1 CLK18. This clock must range 10.0 100.0 Mhz. This connected input reference clock that drives output clocks CLK19 CLK23. This clock must range 10.0 100.0 Mhz. This connected input reference clock that drives output clocks CLK1 CLK24. This clock must range 10.0 100.0 Mhz. skew output clock skew output clock skew output clock skew output clock skew output clock skew output clock skew output clock skew output clock skew output clock skew output clock skew output clock Serial data 2-wire control interface. internal PullUp resistor. Serial clock 2-wire control interface. internal PullUp resistor. Ground pins clock output buffers. These pins must returned same potential reduce output clock skew.
CIN2
CIN3
CLK(1:2) CLK(3:4) CLK(5:6) CLK(7:8) CLK(9:10) CLK(11:12) CLK(13:14) CLK(15:16) CLK(17:18) CLK(19:21) CLK(22:24) SDATA SDCLK
VDD1 VDD2 VDD3 VDD4 VDD5 VDD6 VDD7 VDD8 VDD9 VDD10 VDD11
BUF1 BUF1 BUF1 BUF1 BUF1 BUF1 BUF1 BUF1 BUF1 BUF1 BUF1
VDD(1:11)
Power output clock buffers. individual buffer description appropriate power commitment.
Power core logic.
INTERNATIONAL MICROCIRCUITS, INC. COCHES MILPITAS, 95035. TEL: 408-263-6300. 408-263-6571
Rev.2.1
11/20/98 Page
CB683
System Clock Buffer
2-WIRE CONTROL INTERFACE
2-wire control interface implements write only slave interface. device cannot read back. Sub-addressing supported, thus preceding bytes must sent order change control bytes. 2-wire control interface allows each clock output individually enabled disabled. During normal data transfer, SDATA signal only changes when SDCLK signal low, stable when SDCLK high. There exceptions this. high transition SDATA while SDCLK high used indicate start data transfer cycle. high transition SDATA while SDCLK high indicates data transfer cycle. Data always sent complete 8-bit bytes, after which acknowledge generated. first byte transfer cycle 7-bit address with Read/Write LSB. Data transferred first. device will respond writes bytes (max) data address generating acknowledge (low) signal SDATA wire following reception each byte. device will respond other control interface conditions. Previously control registers retained.
SERIAL CONTROL REGISTERS
NOTE: Pin# column lists affected number where applicable. @Pup column gives state true power Bytes values shown only power Following acknowledge Address Byte (D2), additional bytes must sent: "Command Code byte, "Byte Count" byte. Although data (bits) these bytes considered "don't care", they must sent will acknowledged. After Command Code Count bytes have been acknowledged, below described sequence (Byte Byte Byte2,) will valid acknowledged.
Byte Function Select Register enable, Stopped)
@Pup Pin# Description CLK8 (Active Forced CLK7 (Active Forced CLK6 (Active Forced CLK5 (Active Forced CLK4 (Active Forced CLK3 (Active Forced CLK2 (Active Forced CLK1 (Active Forced
INTERNATIONAL MICROCIRCUITS, INC. COCHES MILPITAS, 95035. TEL: 408-263-6300. 408-263-6571
Rev.2.1
11/20/98 Page
CB683
System Clock Buffer
SERIAL CONTROL REGISTERS (Cont.)
Byte Clock Register enable, Stopped)
@Pup Pin# Description CLK16 (Active Forced CLK15 (Active Forced CLK14 (Active Forced CLK13 (Active Forced CLK12 (Active Forced CLK11 (Active Forced CLK10 (Active Forced CLK9 (Active Forced
Byte Clock Register enable, Stopped
@Pup Pin# Description CLK22 (Active Forced CLK23 (Active Forced CLK24 (Active Forced CLK21 (Active Forced CLK20 (Active Forced CLK19 (Active Forced CLK18 (Active Forced CLK17 (Active Forced
MAXIMUM RATINGS
This device contains circuitry protect inputs against damage high static voltages electric Voltage Relative VSS: Voltage Relative VDD: Storage Temperature: Operating Temperature: Maximum Power Supply: -0.3V 0.3V field; however, precautions should taken avoid application voltage higher than maximum rated voltages this circuit. proper operation, Vout should constrained range: VSS<(Vin Vout)<VDD Unused inputs must always tied appropriate logic voltage level (either VDD).
INTERNATIONAL MICROCIRCUITS, INC. COCHES MILPITAS, 95035. TEL: 408-263-6300. 408-263-6571
Rev.2.1
11/20/98 Page
CB683
System Clock Buffer
ELECTRICAL CHARACTERISTICS
Characteristic Input Voltage Input High Voltage Input Current Input High Current Output Voltage Output High Voltage Tri-State leakage Current Frequency Input (all groups) Dynamic Supply Current Idd100 Static Supply Current Short Circuit Current Isdd Symbol Idd66 Units Input frequency outputs load Input frequency outputs load outputs disabled input clock output time seconds Outputs (see buffer spec) Outputs Using 3.3V Power (see buffer spec) Conditions
VDD1 thru VDD24 =3.3V ±5%,
SWITCHING CHARACTERISTICS
Characteristic Output Duty Cycle Buffer out/out Skew Buffer Outputs Buffer input output Skew Jitter Cycle Cycle* Jitter Absolute (Peak Peak)* Symbol tSKEW tSKEW TJCC TJabs Units Conditions Measured 1.5V (with 50/50 input clock also measured Load Measured 1.5V over loading loading sample
VDD1 thru VDD24 3.3V ±5%,
this jitter additive input clock's jitter.
INTERNATIONAL MICROCIRCUITS, INC. COCHES MILPITAS, 95035. TEL: 408-263-6300. 408-263-6571
Rev.2.1
11/20/98 Page
CB683
System Clock Buffer
TYPE BUFFER CHARACTERISTICS (ALL CLOCK OUTPUTS)
Characteristic Pull-Up Current Pull-Up Current Pull-Down Current Pull-Down Current Rise/Fall Time Between Rise/Fall Time Between Symbol IOHmin IOHmax IOLmin IOLmax TRFmin TRFmax 1.33 1.33 Units Conditions Vout 2.4V Vout 1.5V Vout Vout 1.2V Load Load
VDD1 thru VDD24 =3.3V ±5%,
PACKAGE DRAWING DIMENSIONS OUTLINE DIMENSIONS
INCHES SYMBOL 12-16° 0-7° 0.026 0.009 .000 0.077 0.537 0.390 0.084 .006 0.079 0.547 0.394 0.307 .0256 0.031 0.037 0.65 0.015 0.22 0.093 .010 0.083 0.557 0.398 0.00 1.95 13.65 9.90 MILLIMETERS 2.13 0.15 2.00 13.90 10.00 7.80 0.65 0.80 0.95 0.38 2.35 0.25 2.10 14.15 10.10
INTERNATIONAL MICROCIRCUITS, INC. COCHES MILPITAS, 95035. TEL: 408-263-6300. 408-263-6571
Rev.2.1
11/20/98 Page
CB683
System Clock Buffer
ORDERING INFORMATION
Part Number CB683AAB Note: Package Type Production Flow Commercial,
ordering part number formed combination device number, device revision, package style, screening shown below. CB683AAB Date Code,
Marking: Example:
IMICB683AAB Flow Commercial, Package Revision Device Number
Purchase components International Microcircuits, Inc. sublicensed Associated Companies conveys license under Phillips Patent Rights these components system, provided that system conforms Standard Specification defined Phillips.
INTERNATIONAL MICROCIRCUITS, INC. COCHES MILPITAS, 95035. TEL: 408-263-6300. 408-263-6571
Rev.2.1
11/20/98 Page

System Clock Buffer PRODUCT DESCRIPTION device high fanout s

Top Searches for this datasheet

Other recent searches