The Datasheet Archive - 100 Million Datasheets from 7500 Manufacturers.    


Datasheet Search Engine   
 
Part # or Description: • 5V RS232 Driver • 2SC5066* • "Real Time Clock" • "USB connector" • "blue led" 5mm • 10 watt zener diode • 2N3055* motorola
 
Search Tip: Try entering the part number only. Include a wildcard (eg. lm317* or 1n4148*)

 

 

SST29SF040 SST29VF040 SST29SF/VF0404Mb (x8) Byte-Program, Small-S


Datasheet Thumbnail

   

Download PDF

Top Searches for this datasheet



Mbit (x8) Small-Sector Flash
SST29SF040 SST29VF040
SST29SF/VF0404Mb (x8) Byte-Program, Small-Sector flash memories
FEATURES:
Organized 512K Single Voltage Read Write Operations 4.5-5.5V-only SST29SF040 2.7-3.6V SST29VF040 Superior Reliability Endurance: 100,000 Cycles (typical) Greater than years Data Retention Power Consumption (typical values MHz) Active Current: (typical) Standby Current: (typical) SST29SF040 (typical) SST29VF040 Sector-Erase Capability Uniform Byte sectors Fast Read Access Time: SST29SF040 SST29VF040 Latched Address Data Fast Erase Byte-Program: Sector-Erase Time: (typical) Chip-Erase Time: (typical) Byte-Program Time: (typical) Chip Rewrite Time: seconds (typical) Automatic Write Timing Internal Generation End-of-Write Detection Toggle Data# Polling Compatibility SST29SF040 CMOS Compatibility SST29VF040 JEDEC Standard Flash EEPROM Pinouts command sets Packages Available 32-lead PLCC 32-lead TSOP (8mm 14mm)
PRODUCT DESCRIPTION
SST29SF040 SST29VF040 512K CMOS Small-Sector Flash (SSF) manufactured with SST's proprietary, high performance CMOS SuperFlash technology. split-gate cell design thick-oxide tunneling injector attain better reliability manufacturability compared with alternate approaches. SST29SF040 devices write (Program Erase) with 4.5-5.5V power supply. SST29VF040 devices write (Program Erase) with 2.73.6V power supply. These devices conform JEDEC standard pinouts memories. Featuring high performance Byte-Program, SST29SF040 SST29VF040 devices provide maximum Byte-Program time µsec. protect against inadvertent write, they have on-chip hardware Software Data Protection schemes. Designed, manufactured, tested wide spectrum applications, these devices offered with guaranteed endurance least 10,000 cycles. Data retention rated greater than years. SST29SF040 SST29VF040 devices suited applications that require convenient economical updating program, configuration, data memory. system applications, they significantly improve performance reliability, while lowering power consumption. They inherently less energy during Erase Program than alternative flash technologies. total energy consumed function applied voltage, current, time application. Since given voltage range,
©2004 Silicon Storage Technology, Inc. S71160-10-000 2/04
SuperFlash technology uses less current program shorter erase time, total energy consumed during Erase Program operation less than alternative flash technologies. They also improve flexibility while lowering cost program, data, configuration storage applications. SuperFlash technology provides fixed Erase Program times, independent number Erase/Program cycles that have occurred. Therefore system software hardware does have modified de-rated necessary with alternative flash technologies, whose Erase Program times increase with accumulated Erase/Program cycles. meet high density, surface mount requirements, SST29SF040 SST29VF040 devices offered 32lead PLCC 32-lead TSOP packages. Figures assignments.
Device Operation
Commands used initiate memory operation functions device. Commands written device using standard microprocessor write sequences. command written asserting while keeping low. address latched falling edge CE#, whichever occurs last. data latched rising edge CE#, whichever occurs first.
logo SuperFlash registered trademarks Silicon Storage Technology, Inc. trademark Silicon Storage Technology, Inc. These specifications subject change without notice.
Mbit Small-Sector Flash SST29SF040 SST29VF040
Read
Read operation SST29SF040 SST29VF040 devices controlled OE#, both have system obtain data from outputs. used device selection. When high, chip deselected only standby power consumed. output control used gate data from output pins. data high impedance state when either high. Refer Read cycle timing diagram further details (Figure
Chip-Erase Operation
SST29SF040 SST29VF040 devices provide Chip-Erase operation, which allows user erase entire memory array "1s" state. This useful when entire device must quickly erased. Chip-Erase operation initiated executing sixbyte Software Data Protection command sequence with Chip-Erase command (10H) with address 555H last byte sequence. internal Erase operation begins with rising edge sixth CE#, whichever occurs first. During internal Erase operation, only valid read Toggle Data# Polling. Table command sequence, Figure timing diagram, Figure flowchart. commands written during ChipErase operation will ignored.
Byte-Program Operation
SST29SF040 SST29VF040 devices programmed byte-by-byte basis. Before programming, sector where byte exists must fully erased. Program operation accomplished three steps. first step three-byte load sequence Software Data Protection. second step load byte address byte data. During Byte-Program operation, addresses latched falling edge either WE#, whichever occurs last. data latched rising edge either WE#, whichever occurs first. third step internal Program operation which initiated after rising edge fourth CE#, whichever occurs first. Program operation, once initiated, will completed, within Figures controlled Program operation timing diagrams Figure flowcharts. During Program operation, only valid reads Data# Polling Toggle Bit. During internal Program operation, host free perform additional tasks. commands written during internal Program operation will ignored.
Write Operation Status Detection
SST29SF040 SST29VF040 devices provide software means detect completion Write (Program Erase) cycle, order optimize system Write cycle time. software detection includes status bits: Data# Polling (DQ7) Toggle (DQ6). End-of-Write detection mode enabled after rising edge which initiates internal Program Erase operation. actual completion nonvolatile write asynchronous with system; therefore, either Data# Polling Toggle read simultaneous with completion Write cycle. this occurs, system possibly erroneous result, i.e., valid data appear conflict with either DQ6. order prevent spurious rejection, erroneous result occurs, software routine should include loop read accessed location additional times. both reads valid, then device completed Write cycle, otherwise rejection valid.
Sector-Erase Operation
Sector-Erase operation allows system erase device sector-by-sector basis. SST29SF040 SST29VF040 offer Sector-Erase mode. sector architecture based uniform sector size Bytes. Sector-Erase operation initiated executing six-bytecommand sequence with Sector-Erase command (20H) sector address (SA) last cycle. sector address latched falling edge sixth pulse, while command (20H) latched rising edge sixth pulse. internal Erase operation begins after sixth pulse. End-of-Erase operation determined using either Data# Polling Toggle methods. Figure timing waveforms. commands issued during Sector-Erase operation ignored.
©2004 Silicon Storage Technology, Inc.
S71160-10-000
2/04
Mbit Small-Sector Flash SST29SF040 SST29VF040
Data# Polling (DQ7)
When SST29SF040 SST29VF040 devices internal Program operation, attempt read will produce complement true data. Once Program operation completed, will produce true data. Note that even though have valid data immediately following completion internal Write operation, remaining data outputs still invalid: valid data entire data will appear subsequent successive Read cycles after interval During internal Erase operation, attempt read will produce `0'. Once internal Erase operation completed, will produce `1'. Data# Polling valid after rising edge fourth CE#) pulse Program operation. Sector- Chip-Erase, Data# Polling valid after rising edge sixth CE#) pulse. Figure Data# Polling timing diagram Figure flowchart.
Software Data Protection (SDP)
SST29SF040 SST29VF040 provide JEDEC approved Software Data Protection scheme data alteration operations, i.e., Program Erase. Program operation requires inclusion series threebyte sequence. three-byte load sequence used initiate Program operation, providing optimal protection from inadvertent Write operations, e.g., during system power-up power-down. Erase operation requires inclusion six-byte load sequence. These devices shipped with Software Data Protection permanently enabled. Table specific software command codes. During command sequence, invalid commands will abort device read mode, within TRC.
Product Identification
Product Identification mode identifies devices SST29SF040 SST29VF040 manufacturer SST. This mode accessed software operations. Users Software Product Identification operation identify part (i.e., using device when using multiple manufacturers same socket. details, Table software operation, Figure Software Entry Read timing diagram Figure Software Entry command sequence flowchart. TABLE PRODUCT IDENTIFICATION
Address Manufacturer's Device SST29SF040 SST29VF040 0000H 0001H 0001H Data
T1.2 1160
Toggle (DQ6)
During internal Program Erase operation, consecutive attempts read will produce alternating `0's `1's, i.e., toggling between When internal Program Erase operation completed, toggling will stop. device then ready next operation. Toggle valid after rising edge fourth CE#) pulse Program operation. Sector ChipErase, Toggle valid after rising edge sixth CE#) pulse. Figure Toggle timing diagram Figure flowchart.
Data Protection
SST29SF040 SST29VF040 devices provide both hardware software features protect nonvolatile data from inadvertent writes.
Product Identification Mode Exit/Reset
order return standard Read mode, Software Product Identification mode must exited. Exit accomplished issuing Software Exit command sequence, which returns device Read operation. Please note that Software Exit command ignored during internal Program Erase operation. Table software command codes, Figure timing waveform, Figure flowchart.
Hardware Data Protection
Noise/Glitch Protection: pulse less than will initiate Write cycle. Power Up/Down Detection: Write operation inhibited when less than 2.5V SST29SF040. Write operation inhibited when less than 1.5V. SST29VF040. Write Inhibit Mode: Forcing low, high, high will inhibit Write operation. This prevents inadvertent writes during power-up power-down.
©2004 Silicon Storage Technology, Inc.
S71160-10-000
2/04
Mbit Small-Sector Flash SST29SF040 SST29VF040
FUNCTIONAL BLOCK DIAGRAM
X-Decoder
SuperFlash Memory
Memory Address
Address Buffers Latches Y-Decoder
1160 B1.0
Control Logic
Buffers Data Latches
32-lead PLCC View
1160 32-plcc P01.0
FIGURE ASSIGNMENTS 32-LEAD PLCC
Standard Pinout View
1160 32-tsop P02.0
FIGURE ASSIGNMENTS 32-LEAD TSOP (8MM
©2004 Silicon Storage Technology, Inc.
14MM)
S71160-10-000 2/04
Mbit Small-Sector Flash SST29SF040 SST29VF040
Data Sheet TABLE DESCRIPTION
Symbol AMS1-A0 DQ7-DQ0 Name Address Inputs Data Input/output Functions provide memory addresses. During Sector-Erase AMS-A8 address lines will select sector. output data during Read cycles receive input data during Write cycles. Data internally latched during Write cycle. outputs tri-state when high. activate device when low. gate data output buffers. control Write operations. provide power supply voltage: 4.5-5.5V SST29SF040 2.7-3.6V SST29VF040
Chip Enable Output Enable Write Enable Power Supply Ground Connection
connected internally
T2.4 1160
Most significant address SST29SF/VF040
TABLE OPERATION MODES SELECTION
Mode Read Program Erase Standby Write Inhibit Product Identification Software Mode Table
T3.4 1160
DOUT High High DOUT High DOUT
Address Sector address, Chip-Erase
VIH, other value.
©2004 Silicon Storage Technology, Inc.
S71160-10-000
2/04
Mbit Small-Sector Flash SST29SF040 SST29VF040
Data Sheet TABLE SOFTWARE COMMAND SEQUENCE
Command Sequence Byte-Program Sector-Erase Chip-Erase Software Entry4,5 Software Exit6 Software Exit6 Write Cycle Addr1 555H 555H 555H 555H 555H Data 2AAH 555H
T4.6 1160
Write Cycle Addr1 2AAH 2AAH 2AAH 2AAH Data
Write Cycle Addr1 555H 555H 555H 555H Data
Write Cycle Addr1 555H 555H Data Data
Write Cycle Addr1 2AAH 2AAH Data
Write Cycle Addr1 SAX3 555H Data
Address format A14-A0 (Hex), Addresses AMS-A15 VIH, other value, Command sequence SST29SF/VF040. Most significant address SST29SF/VF040. Program Byte address Sector-Erase; uses AMS-A7 address lines SST29SF/VF040 device does remain Software Product mode powered down. With AMS-A1 Manufacturer's BFH, read with SST29SF040 Device 13H, read with SST29VF040 Device 14H, read with Both Software Exit operations equivalent
©2004 Silicon Storage Technology, Inc.
S71160-10-000
2/04
Mbit Small-Sector Flash SST29SF040 SST29VF040
Data Sheet Absolute Maximum Stress Ratings (Applied conditions greater than those listed under "Absolute Maximum Stress Ratings" cause permanent damage device. This stress rating only functional operation device these conditions conditions greater than those defined operational sections this data sheet implied. Exposure absolute maximum stress rating conditions affect device reliability.) Temperature Under Bias -55°C +125°C Storage Temperature -65°C +150°C Voltage Ground Potential -0.5V VDD+0.5V Transient Voltage (<20 Ground Potential -2.0V VDD+2.0V Voltage Ground Potential -0.5V 13.2V Package Power Dissipation Capability 25°C) 1.0W Through Hold Lead Soldering Temperature Seconds) 300°C Output Short Circuit Current1
Outputs shorted more than second. more than output shorted time.
OPERATING RANGE
Range Commercial Industrial
SST29SF040
4.5-5.5V 4.5-5.5V
OPERATING RANGE
Range Commercial Industrial
SST29VF040
2.7-3.6V 2.7-3.6V
Ambient Temp +70°C -40°C +85°C
Ambient Temp +70°C -40°C +85°C
CONDITIONS
TEST
Input Rise/Fall Time Output Load Figures
TABLE OPERATING CHARACTERISTICS 4.5-5.5V SST29SF040
Limits Symbol Parameter Power Supply Current Read Program Erase ISB1 ISB2 VIHC Standby Current (TTL input) Standby Current (CMOS input) Input Leakage Current Output Leakage Current Input Voltage Input High Voltage Input High Voltage (CMOS) Output Voltage Output High Voltage VDD-0.3 Units Test Conditions Address input=VILT/VIHT, MHz, VDD=VDD CE#=VIL, OE#=WE#=VIH, I/Os open CE#=WE#=VIL, OE#=VIH CE#=VIH, VDD=VDD CE#=VIHC, VDD=VDD VIN=GND VDD, VDD=VDD VOUT=GND VDD, VDD=VDD VDD=VDD VDD=VDD VDD=VDD IOL=2.1 VDD=VDD IOH=-400 VDD=VDD
T5.6 1160
©2004 Silicon Storage Technology, Inc.
S71160-10-000
2/04
Mbit Small-Sector Flash SST29SF040 SST29VF040
Data Sheet TABLE OPERATING CHARACTERISTICS 2.7-3.6V SST29VF040
Limits Symbol Parameter Power Supply Current Read Program Erase VIHC Standby Current Input Leakage Current Output Leakage Current Input Voltage Input High Voltage Input High Voltage (CMOS) Output Voltage Output High Voltage VDD-0.2 0.7VDD VDD-0.3 Units Test Conditions Address input=VILT/VIHT, MHz, VDD=VDD CE#=VIL, OE#=WE#=VIH, I/Os open CE#=WE#=VIL, OE#=VIH CE#=VIHC, VDD=VDD VIN=GND VDD, VDD=VDD VOUT=GND VDD, VDD=VDD VDD=VDD VDD=VDD VDD=VDD IOL=100 VDD=VDD IOH=-100 VDD=VDD
T6.8 1160
TABLE RECOMMENDED SYSTEM POWER-UP TIMINGS
Symbol TPU-READ
Parameter Power-up Read Operation Power-up Program/Erase Operation
Minimum
Units
T7.1 1160
TPU-WRITE1
This parameter measured only initial qualification after design process change that could affect this parameter.
TABLE CAPACITANCE 25°C, Mhz, other pins open)
Parameter CI/O
Description Capacitance Input Capacitance
Test Condition VI/O
Maximum
T8.1 1160
CIN1
This parameter measured only initial qualification after design process change that could affect this parameter.
TABLE RELIABILITY CHARACTERISTICS
Symbol NEND1 TDR1 ILTH1 Parameter Endurance Data Retention Latch Minimum Specification 10,000 Units Cycles Years Test Method JEDEC Standard A117 JEDEC Standard A103 JEDEC Standard
T9.2 1160
This parameter measured only initial qualification after design process change that could affect this parameter.
©2004 Silicon Storage Technology, Inc.
S71160-10-000
2/04
Mbit Small-Sector Flash SST29SF040 SST29VF040
CHARACTERISTICS
TABLE READ CYCLE TIMING PARAMETERS 4.5-5.5V SST29SF040 2.7-3.6V
Symbol TCLZ1 TOLZ1 TCHZ
SST29VF040
SST29VF040-70 Units
T10.9 1160
SST29SF/VF040-55 Parameter Read Cycle Time Chip Enable Access Time Address Access Time Output Enable Access Time Active Output Active Output High High-Z Output High High-Z Output
Output Hold from Address Change
TOHZ1
This parameter measured only initial qualification after design process change that could affect this parameter.
TABLE PROGRAM/ERASE CYCLE TIMING PARAMETERS 4.5-5.5V SST29SF040 2.7-3.6V
Symbol TOES TOEH TWPH1 TCPH TSCE
SST29VF040
Units
T11.8 1160
Parameter Byte-Program Time Address Setup Time Address Hold Time Setup Time Hold Time High Setup Time High Hold Time Pulse Width Pulse Width Pulse Width High Pulse Width High Data Setup Time Data Hold Time Software Access Exit Time Sector-Erase Chip-Erase
TIDA1
This parameter measured only initial qualification after design process change that could affect this parameter.
©2004 Silicon Storage Technology, Inc.
S71160-10-000
2/04
Mbit Small-Sector Flash SST29SF040 SST29VF040
ADDRESS AMS-0
TOLZ
TOHZ TCHZ HIGH-Z DATA VALID
1160 F03.0
DQ7-0
HIGH-Z
TCLZ
DATA VALID
Note: Most Significant Address SST29SF/VF040
FIGURE READ CYCLE TIMING DIAGRAM
Internal Program Operation Starts ADDRESS AMS-0 DQ7-0 DATA BYTE (ADDR/DATA) TWPH ADDR
1160 F04.0
Note: Most Significant Address SST29SF/VF040
FIGURE CONTROLLED PROGRAM CYCLE TIMING DIAGRAM
©2004 Silicon Storage Technology, Inc.
S71160-10-000
2/04
Mbit Small-Sector Flash SST29SF040 SST29VF040
Internal Program Operation Starts ADDRESS AMS-0 DQ7-0 DATA BYTE (ADDR/DATA) TCPH ADDR
1160 F05.0
Note: Most Significant Address SST29SF/VF040
FIGURE CONTROLLED PROGRAM CYCLE TIMING DIAGRAM
ADDRESS AMS-0 TOEH TOES
Note: Most Significant Address SST29SF/VF040
1160 F06.0
FIGURE DATA# POLLING TIMING DIAGRAM
©2004 Silicon Storage Technology, Inc.
S71160-10-000
2/04
Mbit Small-Sector Flash SST29SF040 SST29VF040
ADDRESS AMS-0 TOEH TOES
READ CYCLES WITH SAME OUTPUTS 1160 F07.0
Note: Most Significant Address SST29SF/VF040
FIGURE TOGGLE TIMING DIAGRAM
Six-Byte Code Sector-Erase ADDRESS AMS-0
DQ7-0
1160 F08.0
Note: device also supports controlled Sector-Erase operation. signals interchangeable long minimum timings met. (See Table Most significant address SST29SF/VF040
FIGURE CONTROLLED SECTOR-ERASE TIMING DIAGRAM
©2004 Silicon Storage Technology, Inc.
S71160-10-000
2/04
Mbit Small-Sector Flash SST29SF040 SST29VF040
Six-Byte Code Chip-Erase ADDRESS AMS-0
TSCE
DQ7-0
1160 F09.0
Note: This device also supports controlled Chip-Erase operation. signals interchageable long minimum timings met. (See Table Note: Most Significant Address SST29SF/VF040
FIGURE CONTROLLED CHIP-ERASE TIMING DIAGRAM
Three-Byte Sequence Software Entry ADDRESS A14-0 0000 0001
TIDA
TWPH DQ7-0 Device
1160 F10.0
Note: Device SST29SF040 SST29VF040
FIGURE SOFTWARE ENTRY
READ
©2004 Silicon Storage Technology, Inc.
S71160-10-000
2/04
Mbit Small-Sector Flash SST29SF040 SST29VF040
Three-Byte Sequence Sofware Exit Reset
ADDRESS A14-0
DQ7-0
TIDA
TWHP
1160 F11.1
FIGURE SOFTWARE EXIT RESET
©2004 Silicon Storage Technology, Inc.
S71160-10-000
2/04
Mbit Small-Sector Flash SST29SF040 SST29VF040
VIHT
INPUT
REFERENCE POINTS
OUTPUT
VILT
1160 F12.0
test inputs driven VIHT (3.0 logic VILT logic "0". Measurement reference points inputs outputs (1.5 (1.5 Input rise fall times (10% 90%)
Note: VINPUT Test VOUTPUT Test VIHT VINPUT HIGH Test VILT VINPUT Test
FIGURE INPUT/OUTPUT REFERENCE WAVEFORMS
SST29SF040
VIHT
INPUT
REFERENCE POINTS
OUTPUT
VILT
1160 F12.0
test inputs driven VIHT (0.9 VDD) logic VILT (0.1 VDD) logic "0". Measurement reference points inputs outputs (0.5 VDD) (0.5 VDD). Input rise fall times (10% 90%)
Note: VINPUT Test VOUTPUT Test VIHT VINPUT HIGH Test VILT VINPUT Test
FIGURE INPUT/OUTPUT REFERENCE WAVEFORMS
SST29VF040
SST29SF040
TESTER HIGH
1160 F14a.0 1160 F14b.0
SST29VF040
TESTER
FIGURE TEST LOAD EXAMPLES
©2004 Silicon Storage Technology, Inc. S71160-10-000 2/04
Mbit Small-Sector Flash SST29SF040 SST29VF040
Start
Load data: Address: 555H
Load data: Address: 2AAH
Load data: Address: 555H
Load Byte Address/Byte Data
Wait Program (TBP, Data# Polling bit, Toggle operation) Program Completed
1160 F15.0
FIGURE BYTE-PROGRAM ALGORITHM
©2004 Silicon Storage Technology, Inc.
S71160-10-000
2/04
Mbit Small-Sector Flash SST29SF040 SST29VF040
Internal Timer ByteProgram/Erase Initiated
Toggle ByteProgram/Erase Initiated
Data# Polling ByteProgram/Erase Initiated
Wait TBP, TSCE,
Read byte
Read
Program/Erase Completed
Read same byte
true data?
Does match?
Program/Erase Completed
Program/Erase Completed
1160 F16.0
FIGURE WAIT OPTIONS
©2004 Silicon Storage Technology, Inc.
S71160-10-000
2/04
Mbit Small-Sector Flash SST29SF040 SST29VF040
Software Entry Command Sequence
Software Exit Reset Command Sequence
Load data: Address: 555H
Load data: Address: 555H
Load data: Address:
Load data: Address: 2AAH
Load data: Address: 2AAH
Wait TIDA
Load data: Address: 555H
Load data: Address: 555H
Return normal operation
Wait TIDA
Wait TIDA
Read Software
Return normal operation
1160 F17.0
FIGURE SOFTWARE COMMAND FLOWCHARTS
©2004 Silicon Storage Technology, Inc.
S71160-10-000
2/04
Mbit Small-Sector Flash SST29SF040 SST29VF040
Chip-Erase Command Sequence Load data: Address: 555H
Sector-Erase Command Sequence Load data: Address: 555H
Load data: Address: 2AAH
Load data: Address: 2AAH
Load data: Address: 555H
Load data: Address: 555H
Load data: Address: 555H
Load data: Address: 555H
Load data: Address: 2AAH
Load data: Address: 2AAH
Load data: Address: 555H
Load data: Address:
Wait TSCE
Wait
Chip erased
Sector erased
1160 F18.0
FIGURE ERASE COMMAND SEQUENCE
©2004 Silicon Storage Technology, Inc.
S71160-10-000
2/04
Mbit Small-Sector Flash SST29SF040 SST29VF040
PRODUCT ORDERING INFORMATION
XXXX Environmental Attribute non-Pb Package Modifier pins leads Package Type PLCC TSOP (type 14mm) Temperature Range Commercial +70°C Industrial -40°C +85°C Minimum Endurance 10,000 cycles Read Access Speed Device Density Mbit Function Chip- Sector-Erase Byte-Program Voltage 4.5-5.5V 2.7-3.6V Product Series Small-Sector Flash (128 Byte) Valid combinations SST29SF040 SST29SF040-55-4C-NH SST29SF040-55-4C-NHE SST29SF040-55-4I-NH SST29SF040-55-4I-NHE SST29SF040-55-4C-WH SST29SF040-55-4C-WHE SST29SF040-55-4I-WH SST29SF040-55-4I-WHE
Valid combinations SST29VF040 SST29VF040-55-4C-NH SST29VF040-55-4C-NHE SST29VF040-70-4C-NH SST29VF040-70-4C-NHE SST29VF040-55-4I-NH SST29VF040-55-4I-NHE SST29VF040-70-4I-NH SST29VF040-70-4I-NHE SST29VF040-55-4C-WH SST29VF040-55-4C-WHE SST29VF040-70-4C-WH SST29VF040-70-4C-WHE SST29VF040-55-4I-WH SST29VF040-55-4I-WHE SST29VF040-70-4I-WH SST29VF040-70-4I-WHE
Note: Valid combinations those products mass production will mass production. Consult your sales representative confirm availability valid combinations determine availability combinations.
©2004 Silicon Storage Technology, Inc. S71160-10-000 2/04
Mbit Small-Sector Flash SST29SF040 SST29VF040
PACKAGING DIAGRAMS
VIEW
Optional Identifier .048 .042 .495 .485 .453 .447
SIDE VIEW
.112 .106 .020 MAX. .029 .023 .040 .030
BOTTOM VIEW
.042 .048 .595 .553 .585 .547 .032 .026
.021 .013 .400 .530 .490
.050 .015 Min. .050 .095 .075 .140 .125 .032 .026
Note: Complies with JEDEC publication MS-016 dimensions, although some dimensions more stringent. linear dimensions inches (max/min). Dimensions include mold flash. Maximum allowable mold flash .008 inches. Coplanarity: mils.
32-plcc-NH-3
32-LEAD PLASTIC LEAD CHIP CARRIER (PLCC) PACKAGE CODE:
1.05 0.95 0.50
Identifier
8.10 7.90
0.27 0.17
12.50 12.30 DETAIL 1.20 max. 0.70 0.50 14.20 13.80
0.15 0.05
0.70 0.50 Note: Complies with JEDEC publication MO-142 dimensions, although some dimensions more stringent. linear dimensions millimeters (max/min). Coplanarity: Maximum allowable mold flash 0.15 package ends, 0.25 between leads.
32-tsop-WH-7
32-LEAD THIN SMALL OUTLINE PACKAGE (TSOP) PACKAGE CODE:
©2004 Silicon Storage Technology, Inc.
14MM
S71160-10-000
2/04
Mbit Small-Sector Flash SST29SF040 SST29VF040
TABLE REVISION HISTORY
Number Description Date 2002
2002 Data Book
2003 Removed Kbit, Mbit, Mbit parts Commercial temperature parts removed package longer offered Part number changes page additional information Changes Tables page page Clarified Test Conditions Power Supply Current Read parameters Clarified Write Program Erase Corrected Program Erase from Corrected Read from Clarified measurement reference points 1.5V instead 1.5VDD Corrected test condition instead Table page
Corrected Test Conditions Read Parameter Table page Added Commercial temperatures packages (See page details) 2004 Data Book Changed status "Data Sheet" Added technical data MPNs SST29VF040 only
2003 2003 2003 2004
Silicon Storage Technology, Inc. 1171 Sonora Court Sunnyvale, 94086 Telephone 408-735-9110 408-735-9036 www.SuperFlash.com www.sst.com
©2004 Silicon Storage Technology, Inc. S71160-10-000 2/04

Other recent searches


uPA2592T1H - uPA2592T1H   uPA2592T1H Datasheet
SUD50N03-07 - SUD50N03-07   SUD50N03-07 Datasheet
SCCS029A - SCCS029A   SCCS029A Datasheet
PTF180901 - PTF180901   PTF180901 Datasheet
MLX90316 - MLX90316   MLX90316 Datasheet
IEC1000-4-2 - IEC1000-4-2   IEC1000-4-2 Datasheet
ADM3101E - ADM3101E   ADM3101E Datasheet
A62S7308B - A62S7308B   A62S7308B Datasheet

 

Privacy Policy | Disclaimer
© 2012 Datasheet Archive