The Datasheet Archive - 100 Million Datasheets from 7500 Manufacturers.    


Datasheet Search Engine   
 
Part # or Description: • 5V RS232 Driver • 2SC5066* • "Real Time Clock" • "USB connector" • "blue led" 5mm • 10 watt zener diode • 2N3055* motorola
 
Search Tip: Try entering the part number only. Include a wildcard (eg. lm317* or 1n4148*)

 

 

8-BIT ADDRESSABLE DMOS POWER DRIVER A6259KA A6259KLW combine 3-to


Datasheet Thumbnail

  

Download PDF



Top Searches for this datasheet



6259 8-BIT ADDRESSABLE DMOS POWER DRIVER
8-BIT ADDRESSABLE DMOS POWER DRIVER
A6259KA A6259KLW combine 3-to-8 line CMOS decoder accompanying data latches, control circuitry, DMOS outputs multi-functional power driver capable storing single-line data addressable latches decoder demuliplexer. Driver applications include relays, solenoids, other mediumcurrent high-voltage peripheral power loads. CMOS inputs latches allow direct interfacing with microprocessor-based systems. with require appropriate pullup resistors ensure input logic high. Four modes operation selectable with CLEAR ENABLE inputs. addressed DMOS output inverts DATA input with unaddressed outputs remaining their previous states. output drivers disabled (the DMOS sink drivers turned off) with CLEAR input ENABLE input high. A6259KA/KLW DMOS open-drain outputs capable sinking Similar devices with reduced rDS(on) will available A6A259. A6259KA furnished 20-pin dual in-line plastic package. A6259KLW furnished 20-lead wide-body, small-outline plastic package (SOIC) with gull-wing leads surface-mount applications. Copper lead frames, reduced supply current requirements, on-state resistance allow both devices sink from outputs continuously, ambient temperatures over 85°C.
Data Sheet 26186.120
PRODUCT PREVIEW
(Subject change without notice) January 1999
POWER GROUND LOGIC SUPPLY (LSB) LOGIC GROUND POWER GROUND
LATCHES
LATCHES
POWER GROUND CLEAR DATA ENABLE (MSB) POWER GROUND
DECODER LOGIC
Dwg. PP-050-2
Note that A6259KA (DIP) A6259KLW (SOIC) electrically identical share common terminal number assignment.
ABSOLUTE MAXIMUM RATINGS 25°C
Output Voltage, Output Drain Current, Continuous, Peak, Peak, Single-Pulse Avalanche Energy, Logic Supply Voltage, Input Voltage Range, -0.3 +7.0 Package Power Dissipation, Graph Operating Temperature Range, -40°C +125°C Storage Temperature Range, -55°C +150°C
*Each output, outputs Pulse duration duty cycle Caution: These CMOS devices have input static protection (Class still susceptible damage exposed extremely high static electrical charges.
FEATURES
Minimum Output Clamp Voltage Output Current (all outputs simultaneously) Typical rDS(on) Power Consumption Replacements TPIC6259N TPIC6259DW
This document contains information product under development. Allegro MicroSystems, Inc. reserves right change discontinue this product without notice.
Always order complete part number: Part Number Package A6259KA 20-pin A6259KLW 20-lead SOIC
55°C/W 70°C/W
25°C/W 17°C/W
6259 8-BIT ADDRESSABLE DMOS POWER DRIVER
LOGIC SYMBOL
ALLOWABLE PACKAGE POWER DISSIPATION WATTS
9,0D 10,0R 9,1D 10,1R 9,2D 10,2R 9,3D 10,3R 9,4D 10,4R 9,5D 10,5R 9,6D 10,6R
AMBIENT TEMPERATURE
9,7D 10,7R
Dwg. GS-004A
Dwg. FP-046
Dwg. EP-010-15
Dwg. EP-063
LOGIC INPUTS
DMOS POWER DRIVER OUTPUT
FUNCTION TABLE
Inputs CLEAR ENABLE DATA
LATCH SELECTION TABLE
Function
Addressable Latch Memory 8-Line Demultiplexer Clear Previous State
Addressed OUTPUT
Other OUTPUTs
Select Inputs Addressed (MSB (LSB OUTPUT
Logic Level
High Logic Level
Irrelevant
Northeast Cutoff, 15036 Worcester, Massachusetts 01615-0036 (508) 853-5000 Copyright 1999, Allegro MicroSystems, Inc.
6259 8-BIT ADDRESSABLE DMOS POWER DRIVER
FUNCTIONAL BLOCK DIAGRAM
(MSB) LOGIC GROUND DATA ENABLE
(ACTIVE LOW)
(LSB)
LOGIC SUPPLY
POWER GROUND
Dwg. FP-047-1
CLEAR
(ACTIVE LOW)
Grounds (terminals must connected externally single point.
6259 8-BIT ADDRESSABLE DMOS POWER DRIVER
ELECTRICAL CHARACTERISTICS +25°C, (unless otherwise specified).
Limits Characteristic Logic Supply Voltage Output Breakdown Voltage Off-State Output Current Static Drain-Source On-State Resistance Symbol (BR)DSX IDSX Test Conditions Operating 125°C Min. Typ. 0.05 0.15 Max. -1.0 Units
rDS(on)
125°C (see note)
Nominal Output Current Logic Input Current
VDS(on) 85°C Outputs Outputs
Prop. Delay Time
tPLH tPHL
Output Rise Time Output Fall Time Supply Current
IDD(OFF) IDD(ON)
Typical Data design information only. NOTE Pulse test, duration duty cycle
Northeast Cutoff, 15036 Worcester, Massachusetts 01615-0036 (508) 853-5000
6259 8-BIT ADDRESSABLE DMOS POWER DRIVER
FUNCTIONAL DESCRIPTION INPUT REQUIREMENTS
ENABLE
Four modes operation selectable controlling CLEAR ENABLE inputs shown above.
DATA
ADDRESSED OUTPUT
addressable-latch mode, data DATA input written into addressed transparent latch. addressed output inverts data input with other outputs remaining their previous states.
Dwg. WP-036
OUTPUT SWITCHING TIME
memory mode, outputs remain their previous states unaffected DATA address (Sn) inputs. prevent entering erroneus data latches, ENABLE should held HIGH while address lines changing. demultiplexing/decoding mode, addressed output inverts data input other outputs OFF. clear mode, outputs unaffected DATA address (SN) inputs.
ENABLE su(D) DATA
h(D)
w(D)
Dwg. WP-037
DATA INPUT REQUIREMENTS
Data Active Time Before Enable (Data Set-Up Time), tsu(D) Data Active Time After Enable (Data Hold Time), th(D) Data Pulse Width, tw(D) Input Logic High, 0.85VCC Input Logic Low, 0.15VCC
Given appropriate inputs, when DATA given address, output OFF; when DATA HIGH, output sink current.
6259 8-BIT ADDRESSABLE DMOS POWER DRIVER
TEST CIRCUITS
INPUT
0.11
V(BR)DSX
VO(ON)
Dwg. EP-066-1
V(BR)DSX tAV/2
Single-Pulse Avalanche Energy Test Circuit Waveforms
Northeast Cutoff, 15036 Worcester, Massachusetts 01615-0036 (508) 853-5000
6259 8-BIT ADDRESSABLE DMOS POWER DRIVER
TERMINAL DESCRIPTIONS
Terminal Terminal Name POWER GROUND LOGIC SUPPLY LOGIC GROUND POWER GROUND POWER GROUND ENABLE OUT4 OUT5 OUT6 OUT7 DATA CLEAR POWER GROUND Function Reference terminal output voltage measurements (OUT0-3). (VDD logic supply voltage (typically Binary-coded output-select input, least-significant bit. Current-sinking, open-drain DMOS output, address 000. Current-sinking, open-drain DMOS output, address 001. Current-sinking, open-drain DMOS output, address 010. Current-sinking, open-drain DMOS output, address 011. Binary-coded output-select input. Reference terminal input voltage measurements. Reference terminal output voltage measurements (OUT0-3). Reference terminal output voltage measurements (OUT4-7). Binary-coded output-select input, most-significant bit. Mode control input; Function Table. Current-sinking, open-drain DMOS output, address 100. Current-sinking, open-drain DMOS output, address 101. Current-sinking, open-drain DMOS output, address 110. Current-sinking, open-drain DMOS output, address 111. CMOS data input addressed output latch. When enabled, addressed output inverts data input (DATA HIGH, OUTPUT LOW). Mode control input; Function Table. Reference terminal output voltage measurements (OUT4-7).
NOTE Grounds (terminals must connected externally single point.
6259 8-BIT ADDRESSABLE DMOS POWER DRIVER
A6B259KA
Dimensions Inches (controlling dimensions)
0.014 0.008
0.430 0.280 0.240
0.300
0.070 0.045
0.100 1.060 0.980
0.005
0.210
0.015
0.150 0.115 0.022 0.014
Dwg. MA-001-20
Dimensions Millimeters (for reference only)
0.355 0.204
10.92 7.11 6.10
7.62
1.77 1.15
2.54 26.92 24.89
0.13
5.33
0.39
3.81 2.93 0.558 0.356
Dwg. MA-001-20
NOTES: Exact body lead configuration vendor's option within limits shown. Lead spacing tolerance non-cumulative. Lead thickness measured seating plane below.
Northeast Cutoff, 15036 Worcester, Massachusetts 01615-0036 (508) 853-5000
6259 8-BIT ADDRESSABLE DMOS POWER DRIVER
A6B259KLW
Dimensions Inches (for reference only)
0.0125 0.0091
0.2992 0.2914
0.419 0.394
0.050 0.016 0.020 0.013
0.5118 0.4961
0.050
0.0926 0.1043 0.0040 MIN.
Dwg. MA-008-20
Dimensions Millimeters (controlling dimensions)
0.32 0.23
7.60 7.40
10.65 10.00
1.27 0.40 0.51 0.33
13.00 12.60
1.27
2.65 2.35 0.10 MIN.
Dwg. MA-008-20
NOTES: Exact body lead configuration vendor's option within limits shown. Lead spacing tolerance non-cumulative.
6259 8-BIT ADDRESSABLE DMOS POWER DRIVER
Allegro MicroSystems, Inc. reserves right make, from time time, such departures from detail specifications required permit improvements design products. information included herein believed accurate reliable. However, Allegro MicroSystems, Inc. assumes responsibility use; infringements patents other rights third parties which result from use.
Northeast Cutoff, 15036 Worcester, Massachusetts 01615-0036 (508) 853-5000

Other recent searches


TNY253 - TNY253   TNY253 Datasheet
NX8304BE-CC - NX8304BE-CC   NX8304BE-CC Datasheet
NX8304CE-CC - NX8304CE-CC   NX8304CE-CC Datasheet
LP0564 - LP0564   LP0564 Datasheet
EV32C3 - EV32C3   EV32C3 Datasheet
ENA0660A - ENA0660A   ENA0660A Datasheet
AD9518-0 - AD9518-0   AD9518-0 Datasheet
2SC5161 - 2SC5161   2SC5161 Datasheet

 

Privacy Policy | Disclaimer
© 2012 Datasheet Archive