design rule checks DECIMATEis that output rate must greater than times

The Datasheet Archive - 100 Million Datasheets from 7500 Manufacturers.

design rule checks DECIMATEis that output rate must greater than times

Datasheet Thumbnail

Top Searches for this datasheet

HSP43220 Design Filters With Output Rates (Passband Transition)
design rule checks DECIMATEis that output rate must greater than times passband transition band. informed user, violation this rule valid design choice. Suppression this rule check DECIMATE possible, design such filter using DECIMATE possible. general solution DECIMATE design filter with output rate that twice desired rate, integer multiple desired rate that >2(pass trans). Outside Design Module decimation rate increase factor needed achieve desired output rate. filter response obtained graphically. Consider filter with passband 70kHz transition band 60kHz. desired output rate 200kHz. DECIMATE requires output rate >260kHz, output rate 400kHz chosen (see Figure below FILTER page increasing decimation factor folding point (fS/2) moved desired output rate obtained. filter response generated graphically. aliasing component represented dotted line (see Figure below).
Notice FILTER stopband attenuation limited 40dB (FIR_CK=CK_IN). Because decimation increased from there more taps available with FIR_CK=20MHz. Using Equation from 43220 Data Sheet, many taps available.
therefore, FILTER which uses taps 96dB stopband. part will course programmed decimation rate FIR_CK 20MHz used. correctly simulate generate PROM files "new filter" *.DAR file must edited. corrected value FDRATE line column entered. correct output rate FIR_CK rate entered next last last line *.DAR file. above procedure works standard Precomp FIR. Remember maximum4- decimation rate
70kHz 130kHz 200kHz
70kHz 200kHz 130kHz
FIGURE
FIGURE
DECIMATEis trademark Intersil Corporation. http://www.intersil.com 407-727-9207 Copyright Intersil Corporation 1999
Tech Brief
DESIGN MODULE
SIMULATOR MODULE HSP43220 FILTER SPECIFICATION
PROM MODULE
FILTER FILE INPUT SAMPLE RATE OUTPUT RATE PASSBAND TRANSITION BAND PASSBAND ATTEN STOPBAND ATTEN
filter1.DDF 20MHz 400MHz 70MHz 60MHz 0.1dB 40dB DESIGN MODE GENERATE REPORT DISPLAY RESPONSE SAVE FREQ RESPONSES SAVE RESPONSE AUTO
ORDER DECIMATION SCALE FACTOR 0.78125 INPUT RATE CLOCK (MIN) ORDER DECIMATION 2MHz 20MHz TYPE STANDARD
FIGURE FILTER DESIGN USING STANDARD TECHNIQUE
DESIGN MODULE
SIMULATOR MODULE HSP43220 FILTER SPECIFICATION
PROM MODULE
FILTER FILE INPUT SAMPLE RATE OUTPUT RATE PASSBAND TRANSITION BAND PASSBAND ATTEN STOPBAND ATTEN
filter2.DDF 20MHz 400MHz 70MHz 60MHz 0.1dB 96dB DESIGN MODE GENERATE REPORT DISPLAY RESPONSE SAVE FREQ RESPONSES SAVE RESPONSE AUTO
ORDER DECIMATION SCALE FACTOR 0.61035 INPUT RATE CLOCK (MIN) ORDER DECIMATION 2MHz 40MHz TYPE STANDARD
FIGURE FILTER DESIGN DISREGARDING CLOCK (MIN)
Intersil semiconductor products manufactured, assembled tested under ISO9000 quality systems certification.
Intersil semiconductor products sold description only. Intersil Corporation reserves right make changes circuit design and/or specifications time without notice. Accordingly, reader cautioned verify that data sheets current before placing orders. Information furnished Intersil believed accurate reliable. However, responsibility assumed Intersil subsidiaries use; infringements patents other rights third parties which result from use. license granted implication otherwise under patent patent rights Intersil subsidiaries.
information regarding Intersil Corporation products, site http://www.intersil.com
Sales Office Headquarters
NORTH AMERICA Intersil Corporation 883, Mail Stop 53-204 Melbourne, 32902 TEL: (407) 724-7000 FAX: (407) 724-7240 EUROPE Intersil Mercure Center 100, Fusee 1130 Brussels, Belgium TEL: (32) 2.724.2111 FAX: (32) 2.724.22.05 ASIA Intersil (Taiwan) Ltd. 7F-6, Hsing North Road Taipei, Taiwan Republic China TEL: (886) 2716 9310 FAX: (886) 2715 3029

design rule checks DECIMATEis that output rate must greater than times

Top Searches for this datasheet

Other recent searches