| The Datasheet Archive - 100 Million Datasheets from 7500 Manufacturers. |
TB310.1 Loads many coefficients. Only "half" coefficients (includ
Top Searches for this datasheetHSP43220: Common Configuration Problems Avoid TB310.1 Loads many coefficients. Only "half" coefficients (including center tap) needed. Loading more less coefficients will cause incorrect operation. Improper reset part. Both clocks must active during reset. Both start pins high during reset remain high until programming complete. Starting part soon. Under software control, start pins float momentarily before programming complete. Once started, writes coefficients ignored. DECIMATE, designer tries bypass setting Hdec Stages correct settings HDec Stages designer violating CK_IN duty cycle requirements when bypassed. A.C. Specifications data sheet. designer confuses even/odd symmetry with even/odd length filters. designer tries bypassed with CK_IN FIR_CK. designer thinks that taking start inactive will stop part. Only reset stop Section once been started. intermittent poor results from using quality cheap socket poor part insertion. General input rise/fall time slow (>10ns), input setup/hold violations, noise. System board problems causing incorrect acquisition outputs from DDF. i.e., multiplexed structure there contention. designer does realize data held outputs until next DATA_RDY. designer does relax passband attenuation much possible valuable taps wasted. Debug Ideas Bypass Sections individually together. clocks tied together Section pseudo bypassed setting HDRATE usual, GROWTH STAGES will output every input sample. This will verify correct wiring DATA_IN some C_BUS bits. Read coefficients memo. writing F_DIS then F_DIS before loading coefficients. this helps then poor reset procedure floating start pins likely. Input value, should pass through pass filter. DATA_RDY's correct frequency? (CK_IN/(Hdec+Fdec). http://www.intersil.com 407-727-9207 Copyright Intersil Corporation 1999 Technical Brief Intersil semiconductor products manufactured, assembled tested under ISO9000 quality systems certification. Intersil semiconductor products sold description only. Intersil Corporation reserves right make changes circuit design and/or specifications time without notice. Accordingly, reader cautioned verify that data sheets current before placing orders. Information furnished Intersil believed accurate reliable. However, responsibility assumed Intersil subsidiaries use; infringements patents other rights third parties which result from use. license granted implication otherwise under patent patent rights Intersil subsidiaries. information regarding Intersil Corporation products, site http://www.intersil.com Sales Office Headquarters NORTH AMERICA Intersil Corporation 883, Mail Stop 53-204 Melbourne, 32902 TEL: (407) 724-7000 FAX: (407) 724-7240 EUROPE Intersil Mercure Center 100, Fusee 1130 Brussels, Belgium TEL: (32) 2.724.2111 FAX: (32) 2.724.22.05 ASIA Intersil (Taiwan) Ltd. 7F-6, Hsing North Road Taipei, Taiwan Republic China TEL: (886) 2716 9310 FAX: (886) 2715 3029 Other recent searchesLR551CBL - LR551CBL LR551CBL Datasheet AD7660 - AD7660 AD7660 Datasheet AD7664 - AD7664 AD7664 Datasheet AD7665 - AD7665 AD7665 Datasheet AD7663 - AD7663 AD7663 Datasheet A3295 - A3295 A3295 Datasheet 2SC2406 - 2SC2406 2SC2406 Datasheet
Privacy Policy | Disclaimer |