Download

PDF Abstract Text:

The SN54LS07 and SN74LS17 are obsolete and are no longer supplied.

SN54LS07, SN74LS07, SN74LS17 HEX BUFFERS / DRIVERS WITH OPEN COLLECTOR HIGH VOLTAGE OUTPUTS

The SN54LS07 and SN74LS17 are obsolete and are no longer supplied.
SN54LS07, SN74LS07, SN74LS17 HEX BUFFERS / DRIVERS WITH OPEN COLLECTOR HIGH VOLTAGE OUTPUTS
SDLS021C - MAY 1990 - REVISED FEBRUARY 2004
D Convert TTL Voltage Levels to MOS Levels D High Sink-Current Capability D Input Clamping Diodes Simplify System D
Design Open-Collector Driver for Indicator Lamps and Relays
SN54LS07 . . . J PACKAGE SN74LS07, SN74LS17 . . . D, DB, N, OR NS PACKAGE (TOP VIEW)
description / ordering information
TA PACKAGE PDIP - N SOIC - D SOP - NS SSOP - DB Tube Tube 0 C 70°C 0°C to 70 C Tape and reel Tape and reel Tape and reel ORDERABLE PART NUMBER SN74LS07N SN74LS07D SN74LS07DR SN74LS07NSR SN74LS07DBR LS07 74LS07 LS07 TOP-SIDE MARKING SN74LS07N
1A 1Y 2A 2Y 3A 3Y GND
VCC 6A 6Y 5A 5Y 4A 4Y
Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at www.ti.com / sc / package.
logic diagram (positive logic)
Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.
PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.
On products compliant to MIL PRF 38535, all parameters are tested unless otherwise noted. On all other products, production processing does not necessarily include testing of all parameters.
Copyright 2004, Texas Instruments Incorporated
POST OFFICE BOX 655303
· DALLAS, TEXAS 75265
SDLS021C - MAY 1990 - REVISED FEBRUARY 2004
SN54LS07, SN74LS07, SN74LS17 HEX BUFFERS / DRIVERS WITH OPEN COLLECTOR HIGH VOLTAGE OUTPUTS
schematic (each gate)
The SN54LS07 and SN74LS17 are obsolete and are no longer supplied.
Output Input
Resistor values shown are nominal.
absolute maximum ratings over operating free-air temperature range (unless otherwise noted)
Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability. NOTES: 1. All voltage values are with respect to GND. 2. This is the maximum voltage that should be applied to any output when it is in the off state. 3. The package thermal impedance is calculated in accordance with JESD 51-7.
POST OFFICE BOX 655303
· DALLAS, TEXAS 75265
The SN54LS07 and SN74LS17 are obsolete and are no longer supplied.
SN54LS07, SN74LS07, SN74LS17 HEX BUFFERS / DRIVERS WITH OPEN COLLECTOR HIGH VOLTAGE OUTPUTS
SDLS021C - MAY 1990 - REVISED FEBRUARY 2004
recommended operating conditions (see Note 4)
NOTE 4: All unused inputs of the device must be held at VCC or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.
electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)
POST OFFICE BOX 655303
· DALLAS, TEXAS 75265
SDLS021C - MAY 1990 - REVISED FEBRUARY 2004
SN54LS07, SN74LS07, SN74LS17 HEX BUFFERS / DRIVERS WITH OPEN COLLECTOR HIGH VOLTAGE OUTPUTS
The SN54LS07 and SN74LS17 are obsolete and are no longer supplied.
PARAMETER MEASUREMENT INFORMATION
VCC Test Point VCC VCC RL From Output Under Test CL (see Note A) RL (see Note B) From Output Under Test CL (see Note A) Test Point S2 Test Point RL S1 (see Note B) 5 k
From Output Under Test CL (see Note A)
LOAD CIRCUIT FOR 2-STATE TOTEM-POLE OUTPUTS High-Level Pulse
LOAD CIRCUIT FOR OPEN-COLLECTOR OUTPUTS Timing Input tsu 1.3 V Data Input 1.3 V
LOAD CIRCUIT FOR 3-STATE OUTPUTS 3V 1.3 V 0V th 3V 1.3 V 0V VOLTAGE WAVEFORMS SETUP AND HOLD TIMES
Low-Level Pulse
VOLTAGE WAVEFORMS PULSE DURATIONS Output Control (low-level enabling) tPZL Waveform 1 (see Notes C and D) tPZH VOH 1.3 V 1.3 V VOL VOLTAGE WAVEFORMS PROPAGATION DELAY TIMES Waveform 2 (see Notes C and D)
3V 1.3 V 1.3 V 0V tPLZ 1.5 V VOL tPHZ VOH 1.3 V VOH - 0.5 V 1.5 V VOL + 0.5 V
3V Input 1.3 V 1.3 V 0V tPLH In-Phase Output (see Note D) tPHL Out-of-Phase Output (see Note D) 1.3 V tPHL VOH 1.3 V VOL tPLH
VOLTAGE WAVEFORMS ENABLE AND DISABLE TIMES, 3-STATE OUTPUTS
NOTES: A. CL includes probe and jig capacitance. B. All diodes are 1N3064 or equivalent. C. Waveform 1 is for an output with internal conditions such that the output is low, except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high, except when disabled by the output control. D. S1 and S2 are closed for tPLH, tPHL, tPHZ, and tPLZ S1 is open and S2 is closed for tPZH S1 is closed and S2 is open for tPZL. E. Phase relationships between inputs and outputs have been chosen arbitrarily for these examples. F. All input pulses are supplied by generators having the following characteristics: PRR 1 MHz, ZO 50 , tr 1.5 ns, tf 2.6 ns. G. The outputs are measured one at a time, with one input transition per measurement.
Figure 1. Load Circuits and Voltage Waveforms
POST OFFICE BOX 655303
· DALLAS, TEXAS 75265
MECHANICAL DATA
MSOI002B - JANUARY 1995 - REVISED SEPTEMBER 2001
D (R-PDSO-G)
8 PINS SHOWN 0.050 (1, 27) 8 5 0.020 (0, 51) 0.014 (0, 35) 0.010 (0, 25)
PLASTIC SMALL-OUTLINE PACKAGE
0.008 (0, 20) NOM
Gage Plane 1 A 4 0°- 8° 0.044 (1, 12) 0.016 (0, 40)
Seating Plane 0.069 (1, 75) MAX 0.010 (0, 25) 0.004 (0, 10) 0.004 (0, 10)
PINS DIM A MAX A MIN
4040047 / E 09 / 01 NOTES: A. B. C. D. All linear dimensions are in inches (millimeters). This drawing is subject to change without notice. Body dimensions do not include mold flash or protrusion, not to exceed 0.006 (0, 15). Falls within JEDEC MS-012
POST OFFICE BOX 655303
· DALLAS, TEXAS 75265
MECHANICAL DATA
MSSO002E - JANUARY 1995 - REVISED DECEMBER 2001
DB (R-PDSO-G)
28 PINS SHOWN 0, 65 28 0, 38 0, 22 15 0, 15 M
PLASTIC SMALL-OUTLINE
Gage Plane 1 A 14 0°- 8° 0, 25 0, 95 0, 55
Seating Plane 2, 00 MAX 0, 05 MIN 0, 10
PINS DIM A MAX
12, 30 4040065 / E 12 / 01
NOTES: A. B. C. D.
All linear dimensions are in millimeters. This drawing is subject to change without notice. Body dimensions do not include mold flash or protrusion not to exceed 0, 15. Falls within JEDEC MO-150
POST OFFICE BOX 655303
· DALLAS, TEXAS 75265