Evaluation Board Transducer EVAL-AD7730EB Interfacing this board

The Datasheet Archive - 100 Million Datasheets from 7500 Manufacturers.

Evaluation Board Transducer EVAL-AD7730EB Interfacing this board

Datasheet Thumbnail

Top Searches for this datasheet

FEATURES Operates from Single Supply On-Board Reference Digital Buffers Various Linking Options Direct Hook-Up Printer Port Software Control Data Analysis Power Supplies
Evaluation Board Transducer EVAL-AD7730EB
Interfacing this board provided either through 36-Way Centronics Connector through 9-way D-type connector. External sockets provided analog inputs, external reference input option external master clock option.
OPERATING AD7730 EVALUATION BOARD
INTRODUCTION
This Application Note describes evaluation board AD7730, Transducer ADC. AD7730 complete analog front-end weigh-scale pressure measurement applications. device accepts low-level signals directly from transducer outputs serial digital word. part features buffered differential programmable gain analog inputs well differential reference input. on-chip 6-bit allows removal TARE voltages. Clock signals synchronizing excitation bridge also provided. Full data AD7730 available AD7730 data sheet available from Analog Devices should consulted conjunction with this Application Note when using Evaluation Board. Included evaluation board, along with AD7730, AD780, +2.5 ultra high precision bandgap reference, 4.9152MHz crystal digital buffers buffer signals from edge connectors.
evaluation board four power supply input pins: AVDD, AGND, DVDD DGND. AD7730 specified with AVDD +5V. Therefore, AVDD voltage supplied board must +5V. This AVDD voltage also used power AD780 reference. board from single supply, simply connect AVDD DVDD inputs together. Both AGND DGND inputs provided board. AGND connects AD7730 AGND also connects AD780. DGND connects DGND AD7730 digital chips board. AGND DGND planes connected AD7730. Therefore, recommended connect AGND DGND elsewhere system avoid ground loop problems. When using single supply both AVDD DVDD, only ground connection should made board. This connection should made board's AGND input terminal. Both supplies decoupled their respective ground plane with 10µF tantalum 0.1µF ceramic disc capacitors.
FUNCTIONAL BLOCK DIAGRAM
AVDD AGND DVDD DGND 9-WAY D-TYPE CONNECTOR
AIN1(+) AIN1(-) AIN2(+)/D1 AIN2(-)/D0 AD780 REFERENCE AVDD MCLK AD7730 BUFFERS 36-WAY CENTRONICS CONNECTOR
REV.
Information furnished Analog Devices believed accurate reliable. However, responsibility assumed Analog Devices use, infringements patents other rights third parties which result from use. license granted implication otherwise under patent patent rights Analog Devices.
Technology Way, P.O. 9106, Norwood. 02062-9106, U.S.A. Tel: 617/329-4700 Fax: 617/326-8703
EVAL-AD7730EB
Link Options
There number link options evaluation board which should required operating setup before using board. functions these link options described detail below.
Link Function
This option selects master clock option AD7730. master clock source comes from on-board crystal from external clock source SKT11. This double link both links must moved together correct operation. With both links position external clock option selected externally applied clock routed MCLK AD7730. With both links position on-board crystal selected provides master clock AD7730.
This link option used determine whether AD7730 normal operating mode STANDBY (powerdown) mode. With this link position STANDBY input AD7730 connected logic high thus configuring part normal operation. With this link position STANDBY input AD7730 connected logic AD7730 placed power-down mode where power dissipation typically 100µW.
This link option used select reference source AD7730's IN(-) input. With this link position IN(-) AD7730 connected directly AGND. With this link position IN(-) AD7730 connected SKT10. external voltage connected SKT10 used IN(-).
This link controls polarity serial clock. With this link position AD7730 connected logic high. With this input high, first transition serial clock data transfer from high low. This link should position when operating with evaluation board software. With this link position AD7730 connected logic low. With this input low, first transition serial clock data transfer from high.
This link option used select reference source AD7730's IN(+) input. With this link position AD7730 connected directly output on-board reference, AD780. With this link position AD7730 connected directly AVDD. With this link position IN(+) AD7730 connected SKT9. external voltage connected SKT9 used IN(+).
This link series with pin. With this link place, SKT5 provides signal from AD7730.
This link series with pin. With this link place, SKT6 provides signal from AD7730.
This link series with AIN2(+)/D1 pin. With this link place, SKT8 connected directly AIN2(+)/D1 pin. This link removed that analog input signal SKT8 connected component grid signal conditioning before being applied AIN2(+) input AD7730.
This link series with AIN2(-)/D0 pin. With this link place, SKT7 connected directly AIN2(-)/D0 pin. This link removed that analog input signal SKT7 connected component grid signal conditioning before being applied AIN2(-) input AD7730.
REV.
EVAL-AD7730EB
Link Options (ctnd) Link Function
LK10
This link series with AIN1(+) analog input. With this link place, analog input SKT3 input connected directly AIN1(+) input part. This link removed that input signal SKT3 connected component grid signal conditioning before being applied AIN1(+) input AD7730.
LK11
This link series with AIN1(-) analog input. With this link place, analog input SKT4 input connected directly AIN1(-) input part. This link removed that input signal SKT4 connected component grid signal conditioning before being applied AIN1(-) input AD7730.
Setup Conditions
Table shows position which links when evaluation board sent out.
Table Initial Link Positions
Link
Position Function. Both links position select on-board crystal oscillator master clock board. Normal Operating Mode. IN(-) connected directly AGND. AD7730 tied high. IN(+) connected AVDD. connected SKT5. connected SKT6. RESET SKT8 connected AIN2(+)/D1. SKT7 connected AIN2(-)/D0. SKT3 connected AIN1(+). SKT4 connected AIN1(-). DGND SCLK
Figure SKT1 Configuration
Table SKT1 Designations
LK10 LK11
Serial Clock. signal this buffered before being applied SCLK AD7730. Logic Output. This buffered version signal AD7730's DRDY pin. Chip Select. signal this buffered before being applied AD7730. Reset Input. signal this buffered before being applied RESET AD7730. Serial Data Input. Data applied this buffered before being applied AD7730's pin. Ground reference point digital circuitry. Connects DGND plane evaluation board. Serial Data Output. This buffered version signal AD7730's DOUT pin. Digital Supply Voltage. DVDD voltage evaluation board supplied this provided voltage applied main DVDD terminal. Connect. signal this buffered before being applied SYNC AD7730.
EVALUATION BOARD INTERFACING
Interfacing evaluation board either 9-way D-Type connector, SKT1, 36-way Centronics connector, SKT2. pinout SKT1 connector given Figure corresponding designations given Table pinout this SKT2 connector shown Figure designations given Table III. evaluation board should powered before cable connected either connectors. SKT2 used connect evaluation board printer port (parallel port) Connection between direct standard parallel printer port cable. SKT1 used connect evaluation board other system.
DOUT DVDD
NOTE explanation AD7730 functions mentioned here given Table part SKT2 designations description.
REV.
EVAL-AD7730EB
Figure SKT2 Configuration
Table III. SKT2 Designations
Connect. This connected evaluation board. Serial Data Input. Data applied this buffered before being applied AD7730's pin. serial data applied written input shift register part. Data from this input shift register transferred on-chip registers depending register selection bits Communications Register. Reset Input. signal this buffered before being applied RESET AD7730. RESET active input which resets control logic, interface logic, calibration coefficients, digital filter on-chip registers power-on status. Chip Select. signal this buffered before being applied AD7730. active logic input used select AD7730. With this input hard-wired low, AD7730 operates three-wire interface mode with SCLK, DOUT used interface device. used select device systems with more than device serial frame synchronisation signal communicating with AD7730. Serial Clock. signal this buffered before being applied SCLK AD7730. external serial clock applied this input access serial data from AD7730. This serial clock continuous clock with data transmitted continuous train pulses. Alternatively, non-continuous clock with information being transmitted AD7730 smaller batches data. Logic Input. signal this buffered before being applied SYNC AD7730. SYNC input allows synchronisation digital filters analog modulators across number AD7730s. While SYNC low, nodes digital filter, filter control logic, calibration control logic reset analog modulator also held reset state. Connect. These pins connected evaluation board. Digital Supply Voltage. This provides supply voltage IC4, buffer chip which buffers output signals from AD7730 before they applied SKT2. Logic output. This buffered version signal AD7730's pin. used status output both conversion calibration mode. conversion mode, logic output indicates that output word available from AD7730 data register. will return high upon completion read operation full output word. data read taken place after output update, line will return high prior next output update, remain high while update taking place return again. This gives indication when read operation should initiated avoid reading from data register being updated. calibration mode, goes high when calibration initiated returns indicate that calibration complete. Connect. These pins connected evaluation board. Serial Data Output. This buffered version signal AD7730's DOUT pin. Serial data from output shift register part clocked this pin. This output shift register contains information from nine on-chip registers depending register selection bits Communications Register. Connect. These pins connected evaluation board. Ground reference point digital circuitry. Connects DGND plane evaluation board. Connect. These pins connected evaluation board.
RESET
SCLK
SYNC
DVDD
11-12
DOUT
14-18 19-30 31-36
DGND
REV.
EVAL-AD7730EB
SOCKETS RUNNING AD7730 INTERFACE SOFTWARE
There eleven sockets AD7730 evaluation board. function these sockets outlined Table
Table Socket Functions Socket Function
Included evaluation board package PC-compatible disk which contains software controlling evaluating performance AD7730 using printer port There total thirteen files distribution disk. software, user must have IBM-compatible Windows must installed. Start Windows and, using either command File Manager, start program called SETUP.EXE distribution disk. This automatically installs application sets window called ANALOG DEVICES. application ICON found here. start application, double click ICON. When program starts, user asked select printer port. correct selection depends what type computer being used (Desktop, Laptop etc). LPT1 works most machines. When using Compaq laptop, select PRN. different port selected time from MAIN MENU. After selecting printer port, program displays Main Menu outlined Figure There number buttons Main Menu which select variety different functions. These described below.
Program AD7730
SKT1 SKT2
9-Way D-Type Connector which used digital interfacing evaluation board. 36-Way Centronics Connector which used digital interfacing evaluation board. This connector should used when connecting board parallel printer port evaluation software. Sub-Minature (SMB) Connector. analog input signal AIN1(+) input AD7730 applied this socket. Sub-Minature (SMB) Connector. analog input signal AIN1(-) input AD7730 applied this socket. Sub-Minature (SMB) Connector. This socket provides ouput from AD7730. Sub-Minature (SMB) Connector. This socket provides ouput from AD7730. Sub-Minature (SMB) Connector. Connects AIN2(-)/D0 AD7730. Sub-Minature (SMB) Connector. Connects AIN2(+)/D1 AD7730. Sub-Minature (SMB) Connector. reference voltage IN(+) input AD7730 applied this socket when board configured externally-applied reference voltage. Sub-Minature (SMB) Connector. reference voltage IN(-) input AD7730 applied this socket when board configured externally-applied reference voltage. Sub-Minature (SMB) Connector. master clock signal MCLK input AD7730 applied this socket when board configured externally-applied master clock.
SKT3
SKT4
SKT5 SKT6 SKT7 SKT8 SKT9
Pressing this button calls second screen which displays contents Status Register provides another buttons allowing user program on-chip registers. Figure shows "Program AD7730" screen. Pressing buttons this screen pulls further screen allowing functions register programmed. Figure gives example these screens (the screen programming Mode Register).
Read
SKT10
Read Data button allows user access "read data" screen. this screen, user choose whether reading data noise analysis simply display. also allows user choose many outputs AD7730 should read noise analysis routines.
Noise Analysis
SKT11
Noise Analysis button gives user access "noise analysis" screen. Here user look results data read terms code distribution, code spread etc. user also facility plot data versus time plot histogram results.
Reset AD7730
Pressing this button allows user access reset menu where either hardware reset (via RESET pin) software/interface reset (via writing 1's) selected. user also hardware reset button board.
REV.
EVAL-AD7730EB
Read from File Select Printer Port
Pressing this button allows user read data from file noise analysis. data read either decimal hexadecimal format.
Write File
This button allows user select printer port which AD7730 evaluation connected.
About
This provides details software revision.
This button allows user store output data from AD7730 file either decimal hexadecimal format. This data used other programs subsequently read back AD7730 software.
Figure Main Screen
REV.
EVAL-AD7730EB
Figure Program Screen
Figure Mode Register Screen
REV.
EVAL-AD7730EB
5082- 2810
CENTRONICS CONNECTOR
RESET
SLCT SCLK SYNC DOUT DGND
74HC244
0.1µF
DGND RESET
0.1µF
0.1µF
DOUT
DOUT RESET SCLK
74HC08
SKT1
74HC4050
SCLK
DGND AGND MCLK AIN1 SYNC SYNC
DGND AGND SKT3 SKT4
SKT11
AD7730
MCLK
SKT8
XTAL1
SKT5
SKT7
SKT6
IN(-)
0.1µF
VBIAS
SKT10 AVDD
10µF 0.1µF
10µF 0.1µF STANDBY IN(+) 0.1µF 10µF
SKT9
AD780
10µF
0.1µF
Figure Evaluation Board Circuit Diagram
REV.

Evaluation Board Transducer EVAL-AD7730EB Interfacing this board

Top Searches for this datasheet

Other recent searches