| The Datasheet Archive - 100 Million Datasheets from 7500 Manufacturers. |
Operation Inputs Accept Voltages 10.5 3-State Inverting Outputs Drive
Top Searches for this datasheetSN54AC533, SN74AC533 OCTAL TRANSPARENT D-TYPE LATCHES WITH 3-STATE OUTPUTS Operation Inputs Accept Voltages 10.5 3-State Inverting Outputs Drive Lines Directly Full Parallel Access Loading SN54AC533 PACKAGE SN74AC533 PACKAGE (TOP VIEW) description/ordering information 'AC533 devices octal transparent D-type latches with 3-state outputs. When latch-enable (LE) input high, outputs follow complements data inputs. When taken low, outputs latched inverse logic levels inputs. buffered output-enable (OE) input used place eight outputs either normal logic state (high logic levels) high-impedance state. high-impedance state, outputs neither load drive lines significantly. high-impedance state increased drive provide capability drive lines without need interface pullup components. does affect internal operations latches. data retained data entered while outputs high-impedance state. SN54AC533 PACKAGE (TOP VIEW) ensure high-impedance state during power power down, should tied through pullup resistor; minimum value resistor determined current-sinking capability driver. ORDERING INFORMATION PDIP SOIC -40°C 85°C 40°C SSOP TSSOP CDIP -55°C 125°C LCCC PACKAGE Tube Tube Tape reel Tape reel Tape reel Tape reel Tube Tube Tube ORDERABLE PART NUMBER SN74AC533N SN74AC533DW SN74AC533DWR SN74AC533NSR SN74AC533DBR SN74AC533PWR SNJ54AC533J SNJ54AC533W SNJ54AC533FK TOP-SIDE MARKING SN74AC533N AC533 AC533 AC533 AC533 SNJ54AC533J SNJ54AC533W SNJ54AC533FK Package drawings, standard packing quantities, thermal data, symbolization, design guidelines available www.ti.com/sc/package. Please aware that important notice concerning availability, standard warranty, critical applications Texas Instruments semiconductor products disclaimers thereto appears this data sheet. Copyright 2002, Texas Instruments Incorporated UNLESS OTHERWISE NOTED this document contains PRODUCTION DATA information current publication date. Products conform specifications terms Texas Instruments standard warranty. Production processing does necessarily include testing parameters. POST OFFICE 655303 DALLAS, TEXAS 75265 SN54AC533, SN74AC533 OCTAL TRANSPARENT D-TYPE LATCHES WITH 3-STATE OUTPUTS FUNCTION TABLE (each latch) INPUTS OUTPUT logic diagram (positive logic) Seven Other Channels absolute maximum ratings over operating free-air temperature range (unless otherwise noted) Supply voltage range, -0.5 Input voltage range, (see Note -0.5 Output voltage range, (see Note -0.5 Input clamp current, VCC) Output clamp current, VCC) Continuous output current, VCC) Continuous current through ±200 Package thermal impedance, (see Note package 70°C/W package 58°C/W package 69°C/W package 60°C/W package 83°C/W Storage temperature range, Tstg -65°C 150°C Stresses beyond those listed under "absolute maximum ratings" cause permanent damage device. These stress ratings only, functional operation device these other conditions beyond those indicated under "recommended operating conditions" implied. Exposure absolute-maximum-rated conditions extended periods affect device reliability. NOTES: input output voltage ratings exceeded input output current ratings observed. package thermal impedance calculated accordance with JESD 51-7. POST OFFICE 655303 DALLAS, TEXAS 75265 SN54AC533, SN74AC533 OCTAL TRANSPARENT D-TYPE LATCHES WITH 3-STATE OUTPUTS recommended operating conditions (see Note SN54AC533 Supply voltage High-level input voltage Low-level input voltage Input voltage Output voltage High-level output current Low-level output current Input transition rise fall rate 3.15 3.85 1.35 1.65 SN74AC533 3.15 3.85 1.35 1.65 ns/V UNIT Operating free-air temperature NOTE unused inputs device must held ensure proper device operation. Refer application report, Implications Slow Floating CMOS Inputs, literature number SCBA004. electrical characteristics over recommended operating free-air temperature range (unless otherwise noted) PARAMETER TEST CONDITIONS GND, 2.56 3.86 4.86 0.36 0.36 0.36 ±0.25 ±0.1 25°C SN54AC533 SN74AC533 2.46 3.76 4.76 0.44 0.44 0.44 ±2.5 UNIT PRODUCT PREVIEW information concerns products formative design phase development. Characteristic data other specifications design goals. Texas Instruments reserves right change discontinue these products without notice. POST OFFICE 655303 DALLAS, TEXAS 75265 SN54AC533, SN74AC533 OCTAL TRANSPARENT D-TYPE LATCHES WITH 3-STATE OUTPUTS timing requirements over recommended operating free-air temperature range, (unless otherwise noted) (see Figure 25°C Pulse duration, high Setup time, data before Hold time, data after SN54AC533 SN74AC533 UNIT timing requirements over recommended operating free-air temperature range, (unless otherwise noted) (see Figure 25°C Pulse duration, high Setup time, data before Hold time, data after SN54AC533 SN74AC533 UNIT switching characteristics over recommended operating (unless otherwise noted) (see Figure PARAMETER tPLH tPHL tPLH tPHL tPZH tPZL tPHZ tPLZ FROM (INPUT) (OUTPUT) free-air temperature SN74AC533 14.5 16.5 14.5 14.5 14.5 range, UNIT 25°C 14.5 12.5 12.5 SN54AC533 17.5 15.5 15.5 switching characteristics over recommended operating (unless otherwise noted) (see Figure PARAMETER tPLH tPHL tPLH tPHL tPZH tPZL tPHZ tPLZ FROM (INPUT) (OUTPUT) free-air temperature SN74AC533 10.5 11.5 10.5 10.5 range, UNIT 25°C 10.5 SN54AC533 12.5 12.5 12.5 operating characteristics, 25°C PARAMETER Power dissipation capacitance TEST CONDITIONS UNIT PRODUCT PREVIEW information concerns products formative design phase development. Characteristic data other specifications design goals. Texas Instruments reserves right change discontinue these products without notice. POST OFFICE 655303 DALLAS, TEXAS 75265 SN54AC533, SN74AC533 OCTAL TRANSPARENT D-TYPE LATCHES WITH 3-STATE OUTPUTS PARAMETER MEASUREMENT INFORMATION From Output Under Test (see Note Open TEST tPLH/tPHL tPLZ/tPZL tPHZ/tPZH Open Open LOAD CIRCUIT Timing Input Input VOLTAGE WAVEFORMS VOLTAGE WAVEFORMS Data Input Input tPLH tPHL Out-of-Phase Output tPHL tPLH Output Control (low-level enabling) tPZL Output Waveform (see Note tPZH Output Waveform Open (see Note tPLZ tPHZ In-Phase Output VOLTAGE WAVEFORMS VOLTAGE WAVEFORMS NOTES: includes probe capacitance. Waveform output with internal conditions such that output except when disabled output control. Waveform output with internal conditions such that output high except when disabled output control. input pulses supplied generators having following characteristics: MHz, outputs measured time with input transition measurement. Figure Load Circuit Voltage Waveforms POST OFFICE 655303 DALLAS, TEXAS 75265 IMPORTANT NOTICE Texas Instruments Incorporated subsidiaries (TI) reserve right make corrections, modifications, enhancements, improvements, other changes products services time discontinue product service without notice. Customers should obtain latest relevant information before placing orders should verify that such information current complete. products sold subject TI's terms conditions sale supplied time order acknowledgment. warrants performance hardware products specifications applicable time sale accordance with TI's standard warranty. Testing other quality control techniques used extent deems necessary support this warranty. Except where mandated government requirements, testing parameters each product necessarily performed. assumes liability applications assistance customer product design. Customers responsible their products applications using components. minimize risks associated with customer products applications, customers should provide adequate design operating safeguards. does warrant represent that license, either express implied, granted under patent right, copyright, mask work right, other intellectual property right relating combination, machine, process which products services used. Information published regarding third-party products services does constitute license from such products services warranty endorsement thereof. such information require license from third party under patents other intellectual property third party, license from under patents other intellectual property Reproduction information data books data sheets permissible only reproduction without alteration accompanied associated warranties, conditions, limitations, notices. Reproduction this information with alteration unfair deceptive business practice. responsible liable such altered documentation. Resale products services with statements different from beyond parameters stated that product service voids express implied warranties associated product service unfair deceptive business practice. responsible liable such statements. Mailing Address: Texas Instruments Post Office 655303 Dallas, Texas 75265 Copyright 2002, Texas Instruments Incorporated Other recent searchesLM2735X - LM2735X LM2735X Datasheet KTD525 - KTD525 KTD525 Datasheet KSE340 - KSE340 KSE340 Datasheet KSE350 - KSE350 KSE350 Datasheet HD64336049 - HD64336049 HD64336049 Datasheet APM4538K - APM4538K APM4538K Datasheet AN8956SSM - AN8956SSM AN8956SSM Datasheet 74LVC11 - 74LVC11 74LVC11 Datasheet
Privacy Policy | Disclaimer |