Typical VOLP (Output Ground Bounce) 25°C High-Drive Outputs (-32-mA IO
|
|
|
Top Searches for this datasheet
SN54ABT573, SN74ABT573A OCTAL TRANSPARENT D-TYPE LATCHES WITH 3-STATE OUTPUTS
Typical VOLP (Output Ground Bounce) 25°C High-Drive Outputs (-32-mA IOH, 64-mA IOL) Ioff Supports Partial-Power-Down Mode Operation
SN54ABT573 PACKAGE SN74ABT573A PACKAGE (TOP VIEW)
Latch-Up Performance Exceeds JEDEC Standard JESD Protection Exceeds JESD 2000-V Human-Body Model (A114-A) 200-V Machine Model (A115-A)
SN54ABT573 PACKAGE (TOP VIEW)
SN74ABT573A PACKAGE (TOP VIEW)
description/ordering information
These 8-bit latches feature 3-state outputs designed specifically driving highly capacitive relatively low-impedance loads. They particularly suitable implementing buffer registers, ports, bidirectional drivers, working registers. eight latches SN54ABT573 SN74ABT573A transparent D-type latches. While latch-enable (LE) input high, outputs follow data inputs. When taken low, outputs latched logic levels inputs. ORDERING INFORMATION
PDIP SOIC -40°C 85°C 40°C SSOP TSSOP VFBGA CDIP -55°C 125°C LCCC PACKAGE Tube Tape reel Tube Tape reel Tape reel Tape reel Tape reel Tape reel Tube Tube Tube ORDERABLE PART NUMBER SN74ABT573AN SN74ABT573ARGYR SN74ABT573ADW SN74ABT573ADWR SN74ABT573ANSR SN74ABT573ADBR SN74ABT573APWR SN74ABT573AGQNR SNJ54ABT573J SNJ54ABT573W SNJ54ABT573FK TOP-SIDE MARKING SN74ABT573AN AB573A ABT573A ABT573A AB573A AB573A AB573A SNJ54ABT573J SNJ54ABT573W
SNJ54ABT573FK Package drawings, standard packing quantities, thermal data, symbolization, design guidelines available www.ti.com/sc/package. Please aware that important notice concerning availability, standard warranty, critical applications Texas Instruments semiconductor products disclaimers thereto appears this data sheet.
Copyright 2002, Texas Instruments Incorporated
products compliant MIL-PRF-38535, parameters tested unless otherwise noted. other products, production processing does necessarily include testing parameters.
PRODUCTION DATA information current publication date. Products conform specifications terms Texas Instruments standard warranty. Production processing does necessarily include testing parameters.
POST OFFICE 655303
DALLAS, TEXAS 75265
SN54ABT573, SN74ABT573A OCTAL TRANSPARENT D-TYPE LATCHES WITH 3-STATE OUTPUTS
description/ordering information (continued)
buffered output-enable (OE) input used place eight outputs either normal logic state (high logic levels) high-impedance state. high-impedance state, outputs neither load drive lines significantly. high-impedance state increased drive provide capability drive lines without need interface pullup components. does affect internal operations latches. data retained data entered while outputs high-impedance state. ensure high-impedance state during power power down, should tied through pullup resistor; minimum value resistor determined current-sinking capability driver. This device fully specified partial-power-down applications using Ioff. Ioff circuitry disables outputs, preventing damaging current backflow through device when powered down.
SN74ABT573A PACKAGE (TOP VIEW)
terminal assignments
FUNCTION TABLE (each latch) INPUTS OUTPUT
logic diagram (positive logic)
Seven Other Channels numbers shown RGY, packages.
POST OFFICE 655303
DALLAS, TEXAS 75265
SN54ABT573, SN74ABT573A OCTAL TRANSPARENT D-TYPE LATCHES WITH 3-STATE OUTPUTS
absolute maximum ratings over operating free-air temperature range (unless otherwise noted)
Supply voltage range, -0.5 Input voltage range, (see Note -0.5 Voltage range applied output high power-off state, -0.5 Current into output state, SN54ABT573 SN74ABT573A Input clamp current, Output clamp current, Package thermal impedance, (see Note package 70°C/W (see Note package 58°C/W (see Note package 78°C/W (see Note package 69°C/W (see Note package 60°C/W (see Note package 83°C/W (see Note package 37°C/W Storage temperature range, Tstg -65°C 150°C
Stresses beyond those listed under "absolute maximum ratings" cause permanent damage device. These stress ratings only, functional operation device these other conditions beyond those indicated under "recommended operating conditions" implied. Exposure absolute-maximum-rated conditions extended periods affect device reliability. NOTES: input output negative-voltage ratings exceeded input output clamp-current ratings observed. package thermal impedance calculated accordance with JESD 51-7. package thermal impedance calculated accordance with JESD 51-5.
recommended operating conditions (see Note
SN54ABT573 Supply voltage High-level input voltage Low-level input voltage Input voltage High-level output current Low-level output current Input transition rise fall rate Outputs enabled SN74ABT573A UNIT ns/V
Operating free-air temperature NOTE unused inputs device must held ensure proper device operation. Refer application report, Implications Slow Floating CMOS Inputs, literature number SCBA004.
POST OFFICE 655303
DALLAS, TEXAS 75265
SN54ABT573, SN74ABT573A OCTAL TRANSPARENT D-TYPE LATCHES WITH 3-STATE OUTPUTS
electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)
PARAMETER Vhys IOZH IOZL Ioff ICEX TEST CONDITIONS Outputs high Outputs high input Other inputs Outputs Outputs disabled -100 ±100 -180 -180 ±100 -180 0.55 0.55* 0.55 0.55 25°C -1.2 SN54ABT573 -1.2 SN74ABT573A -1.2 UNIT
products compliant MIL-PRF-38535, this parameter does apply. typical values This data sheet limit vary among suppliers. more than output should tested time, duration test should exceed second. This increase supply current each input that specified voltage level rather than GND.
timing requirements over recommended ranges supply voltage operating free-air temperature (unless otherwise noted) (see Figure
SN54ABT573 25°C Pulse duration, high Setup time data before time, Hold time, data after High UNIT
POST OFFICE 655303
DALLAS, TEXAS 75265
SN54ABT573, SN74ABT573A OCTAL TRANSPARENT D-TYPE LATCHES WITH 3-STATE OUTPUTS
timing requirements over recommended ranges supply voltage operating free-air temperature (unless otherwise noted) (see Figure
SN74ABT573A 25°C Pulse duration, high High Setup time, data before time UNIT
Hold time, data after This data-sheet limit vary among suppliers.
switching characteristics over recommended ranges supply voltage operating free-air temperature, (unless otherwise noted) (see Figure
SN54ABT573 PARAMETER FROM (INPUT) (OUTPUT) 25°C tPLH tPHL tPLH tPHL tPZH tPZL tPHZ tPLZ UNIT
switching characteristics over recommended ranges supply voltage operating free-air temperature, (unless otherwise noted) (see Figure
SN74ABT573A PARAMETER FROM (INPUT) (OUTPUT) 25°C tPLH tPHL tPLH tPHL tPZH tPZL tPHZ tPLZ UNIT
This data-sheet limit vary among suppliers.
POST OFFICE 655303
DALLAS, TEXAS 75265
SN54ABT573, SN74ABT573A OCTAL TRANSPARENT D-TYPE LATCHES WITH 3-STATE OUTPUTS
PARAMETER MEASUREMENT INFORMATION
Open TEST tPLH/tPHL tPLZ/tPZL tPHZ/tPZH Open Open
From Output Under Test (see Note
LOAD CIRCUIT Input VOLTAGE WAVEFORMS PULSE DURATION
Timing Input Data Input VOLTAGE WAVEFORMS SETUP HOLD TIMES Output Control tPZL Output Waveform (see Note tPZH Output Waveform Open (see Note tPLZ tPHZ VOLTAGE WAVEFORMS ENABLE DISABLE TIMES LOW- HIGH-LEVEL ENABLING
Input tPLH Output tPHL tPHL tPLH VOLTAGE WAVEFORMS PROPAGATION DELAY TIMES INVERTING NONINVERTING OUTPUTS
Output
NOTES: includes probe capacitance. Waveform output with internal conditions such that output except when disabled output control. Waveform output with internal conditions such that output high except when disabled output control. input pulses supplied generators having following characteristics: MHz, outputs measured time with transition measurement. parameters waveforms applicable devices.
Figure Load Circuit Voltage Waveforms
POST OFFICE 655303
DALLAS, TEXAS 75265
MECHANICAL DATA
MCFP006A- JANUARY 1995 REVISED FEBRUARY 2002
(R-GDFP-F20)
0.300 (7,62) 0.245 (6,22)
CERAMIC DUAL FLATPACK
Base Seating Plane
0.045 (1,14) 0.026 (0,66)
0.100 (2,54) 0.045 (1,14) 0.320 (8,13)
0.006 (0,15) 0.004 (0,10)
0.019 (0,48) 0.015 (0,38)
0.050 (1,27) 0.540 (13,72) 0.490 (12,45)
0.005 (0,13) Places
0.260 (6,60) 0.200 (5,08)
0.260 (6,60) 0.200 (5,08) 4040180-4 02/02
NOTES:
linear dimensions inches (millimeters). This drawing subject change without notice. This package hermetically sealed with ceramic using glass frit. Index point provided terminal identification only.
POST OFFICE 655303
DALLAS, TEXAS 75265
MECHANICAL DATA
MLCC006B OCTOBER 1996
(S-CQCC-N**)
TERMINAL SHOWN
LEADLESS CERAMIC CHIP CARRIER
TERMINALS
0.342 (8,69) 0.442 (11,23) 0.640 (16,26) 0.739 (18,78) 0.938 (23,83) 1.141 (28,99) 0.358 (9,09) 0.458 (11,63) 0.660 (16,76) 0.761 (19,32) 0.962 (24,43) 1.165 (29,59) 0.307 (7,80) 0.406 (10,31) 0.495 (12,58) 0.495 (12,58) 0.850 (21,6) 1.047 (26,6)
0.358 (9,09) 0.458 (11,63) 0.560 (14,22) 0.560 (14,22) 0.858 (21,8) 1.063 (27,0)
0.080 (2,03) 0.064 (1,63) 0.020 (0,51) 0.010 (0,25)
0.020 (0,51) 0.010 (0,25)
0.055 (1,40) 0.045 (1,14)
0.045 (1,14) 0.035 (0,89)
0.028 (0,71) 0.022 (0,54) 0.050 (1,27)
0.045 (1,14) 0.035 (0,89)
4040140 10/96 NOTES: linear dimensions inches (millimeters). This drawing subject change without notice. This package hermetically sealed with metal lid. terminals gold plated. Falls within JEDEC MS-004
POST OFFICE 655303
DALLAS, TEXAS 75265
MECHANICAL DATA
MPBG133C APRIL 2000 REVISED AUGUST 2002
(R-PBGA-N20)
PLASTIC BALL GRID ARRAY
1,95 3,10 2,90 0,65 0,325
4,10 3,90 0,65 2,60 Bottom View 4200704/D 07/2002 NOTES: linear dimensions millimeters. This drawing subject change without notice. MicroStar Juniort configuration Falls within JEDEC MO-225 variation This package tin-lead (SnPb). Refer package (drawing 4204492) lead-free.
Corner
1,00 0,08
Seating Plane 0,45 0,35 0,05 0,25 0,15
MicroStar Junior trademark Texas Instruments.
POST OFFICE 655303
DALLAS, TEXAS 75265
MECHANICAL
MPDI002C JANUARY 1995 REVISED DECEMBER 20002
(R-PDIP-T**)
PINS SHOWN
PLASTIC DUAL-IN-LINE PACKAGE
PINS
0.775 (19,69) 0.745 (18,92)
0.775 (19,69) 0.745 (18,92)
0.920 (23,37) 0.850 (21,59)
1.060 (26,92) 0.940 (23,88)
0.260 (6,60) 0.240 (6,10)
MS-100 VARIATION
0.070 (1,78) 0.045 (1,14)
0.045 (1,14) 0.030 (0,76)
0.020 (0,51)
0.325 (8,26) 0.300 (7,62) 0.015 (0,38) 0.200 (5,08) Seating Plane 0.125 (3,18) 0.010 (0,25) Gauge Plane
0.100 (2,54) 0.021 (0,53) 0.015 (0,38) 0.010 (0,25)
0.430 (10,92)
14/18 ONLY vendor option
4040049/E 12/2002
NOTES: linear dimensions inches (millimeters). This drawing subject change without notice. Falls within JEDEC MS-001, except minimum body lrngth (Dim lead shoulder width vendor option, either half full width.
POST OFFICE 655303
DALLAS, TEXAS 75265
MECHANICAL DATA
MSOI003E JANUARY 1995 REVISED SEPTEMBER 2001
(R-PDSO-G**)
PINS SHOWN 0.020 (0,51) 0.014 (0,35)
PLASTIC SMALL-OUTLINE PACKAGE
0.050 (1,27)
0.010 (0,25)
0.419 (10,65) 0.400 (10,15) 0.299 (7,59) 0.291 (7,39) 0.010 (0,25)
Gage Plane 0.010 (0,25) 0.050 (1,27) 0.016 (0,40)
Seating Plane 0.104 (2,65) 0.012 (0,30) 0.004 (0,10) PINS 0.004 (0,10)
0.410 (10,41) 0.400 (10,16)
0.462 (11,73) 0.453 (11,51)
0.510 (12,95) 0.500 (12,70)
0.610 (15,49) 0.600 (15,24)
0.710 (18,03) 0.700 (17,78) 4040000/E 08/01
NOTES:
linear dimensions inches (millimeters). This drawing subject change without notice. Body dimensions include mold flash protrusion exceed 0.006 (0,15). Falls within JEDEC MS-013
POST OFFICE 655303
DALLAS, TEXAS 75265
MECHANICAL DATA
MSSO002E JANUARY 1995 REVISED DECEMBER 2001
(R-PDSO-G**)
PINS SHOWN 0,65 0,38 0,22 0,15
PLASTIC SMALL-OUTLINE
0,25 0,09 5,60 5,00 8,20 7,40
Gage Plane 0,25 0,95 0,55
Seating Plane 2,00 0,05 0,10
PINS
6,50
6,50
7,50
8,50
10,50
10,50
12,90
5,90
5,90
6,90
7,90
9,90
9,90
12,30 4040065 12/01
NOTES:
linear dimensions millimeters. This drawing subject change without notice. Body dimensions include mold flash protrusion exceed 0,15. Falls within JEDEC MO-150
POST OFFICE 655303
DALLAS, TEXAS 75265
MECHANICAL DATA
MTSS001C JANUARY 1995 REVISED FEBRUARY 1999
(R-PDSO-G**)
PINS SHOWN
PLASTIC SMALL-OUTLINE PACKAGE
0,65
0,30 0,19
0,10
0,15 4,50 4,30 6,60 6,20 Gage Plane 0,25 0,75 0,50
Seating Plane 1,20 0,15 0,05 0,10
PINS
3,10
5,10
5,10
6,60
7,90
9,80
2,90
4,90
4,90
6,40
7,70
9,60
4040064/F 01/97 NOTES: linear dimensions millimeters. This drawing subject change without notice. Body dimensions include mold flash protrusion exceed 0,15. Falls within JEDEC MO-153
POST OFFICE 655303
DALLAS, TEXAS 75265
IMPORTANT NOTICE Texas Instruments Incorporated subsidiaries (TI) reserve right make corrections, modifications, enhancements, improvements, other changes products services time discontinue product service without notice. Customers should obtain latest relevant information before placing orders should verify that such information current complete. products sold subject TI's terms conditions sale supplied time order acknowledgment. warrants performance hardware products specifications applicable time sale accordance with TI's standard warranty. Testing other quality control techniques used extent deems necessary support this warranty. Except where mandated government requirements, testing parameters each product necessarily performed. assumes liability applications assistance customer product design. Customers responsible their products applications using components. minimize risks associated with customer products applications, customers should provide adequate design operating safeguards. does warrant represent that license, either express implied, granted under patent right, copyright, mask work right, other intellectual property right relating combination, machine, process which products services used. Information published regarding third-party products services does constitute license from such products services warranty endorsement thereof. such information require license from third party under patents other intellectual property third party, license from under patents other intellectual property Reproduction information data books data sheets permissible only reproduction without alteration accompanied associated warranties, conditions, limitations, notices. Reproduction this information with alteration unfair deceptive business practice. responsible liable such altered documentation. Resale products services with statements different from beyond parameters stated that product service voids express implied warranties associated product service unfair deceptive business practice. responsible liable such statements.
Mailing Address: Texas Instruments Post Office 655303 Dallas, Texas 75265
Copyright 2003, Texas Instruments Incorporated
Other recent searches
uPD750068 - uPD750068 uPD750068 Datasheet
SRC-12-S - SRC-12-S SRC-12-S Datasheet
SDT-8702 - SDT-8702 SDT-8702 Datasheet
SLA7052M - SLA7052M SLA7052M Datasheet
SGI-1 - SGI-1 SGI-1 Datasheet
PCA9504A - PCA9504A PCA9504A Datasheet
OPB780Z - OPB780Z OPB780Z Datasheet
MCPG013F - MCPG013F MCPG013F Datasheet
L6000 - L6000 L6000 Datasheet
Privacy Policy | Disclaimer
© 2012 Datasheet Archive
