XC95288XV High-Performance CPLD DS050 (v2.2) August 2001 Adv

The Datasheet Archive - 100 Million Datasheets from 7500 Manufacturers.

XC95288XV High-Performance CPLD DS050 (v2.2) August 2001 Adv

Datasheet Thumbnail

Top Searches for this datasheet

XC95288XV High-Performance CPLD
DS050 (v2.2) August 2001
Advance Product Specification
Features
macrocells with 6,400 usable gates Available small footprint packages 144-pin TQFP (117 user pins) 208-pin PQFP (168 user pins) 280-pin (192 user pins) 256-pin FBGA (192 user pins) Optimized high-performance 2.5V systems power operation Multi-voltage operation Advanced system features In-system programmable Four separate output banks Superior pin-locking routability with FastCONNECT IIswitch matrix Extra wide 54-input Function Blocks product-terms macrocell with individual product-term allocation Local clock inversion with three global product-term clocks Individual output enable output Input hysteresis user boundary-scan inputs Bus-hold ciruitry user inputs Full IEEE Standard 1149.1 boundary-scan (JTAG) Fast concurrent programming Slew rate control individual outputs Enhanced data security features Excellent quality reliability Endurance exceeding 10,000 program/erase cycles year data retention protection exceeding 2,000V
Power Estimation
Power dissipation CPLDs vary substantially depending system frequency, design application output loading. help reduce power dissipation, each macrocell XC9500XV device configured low-power mode (from default high-performance mode). addition, unused product-terms macrocells automatically deactivated software further conserve power. general estimate ICC, following equation used: (mA) MCHP(0.36) MCLP(0.23) MC(0.005 mA/MHz) Where: MCHP Macrocells high-performance (default) mode MCLP Macrocells low-power mode Total number macrocells used Clock frequency (MHz) This calculation based typical operating conditions using pattern 16-bit up/down counters each Function Block with output loading. actual value varies with design application should verified during normal system operation. Figure shows above estimation graphical form.
Typical (mA)
Description
XC95288XV 2.5V CPLD targeted high-performance, low-voltage applications leading-edge communications computing systems. comprised 54V18 Function Blocks, providing 6,400 usable gates with propagation delays
Clock Frequency (MHz)
DS050_01_012501
Figure Typical Frequency XC95288XV
2001 Xilinx, Inc. rights reserved. Xilinx trademarks, registered trademarks, patents, disclaimers listed other trademarks registered trademarks property their respective owners. specifications subject change without notice.
DS050 (v2.2) August 2001 Advance Product Specification
www.xilinx.com 1-800-255-7778
XC95288XV High-Performance CPLD
JTAG Port
JTAG Controller
In-System Programming Controller
FastCONNECT Switch Matrix
Function Block Macrocells
Function Block Macrocells
Blocks I/O/GCK I/O/GSR I/O/GTS
Function Block Macrocells
Function Block Macrocells
Function Block Macrocells
DS055_02_10130
Figure XC95288XV Architecture (Function Block outputs (indicated bold line) drive Blocks directly.)
www.xilinx.com 1-800-255-7778
DS050 (v2.2) August 2001 Advance Product Specification
XC95288XV High-Performance CPLD
Absolute Maximum Ratings
Symbol VCCIO TSTG TSOL Description Supply voltage relative Supply voltage output drivers Input voltage relative GND(1) Value -0.5 -0.5 -0.5 -0.5 +150 +260 +150 Units
Voltage applied 3-state output(1) Storage temperature (ambient) Maximum soldering temperature (10s 1/16 Junction temperature
Notes: Maximum undershoot below must limited either 0.5V whichever easier achieve. During transitions, device pins undershoot -2.0V overshoot +3.6V, provided this over- undershoot lasts less than with forcing current being limited Stresses beyond those listed under Absolute Maximum Ratings cause permanent damage device. These stress ratings only, functional operation device these other conditions beyond those listed under Operating Conditions implied. Exposure Absolute Maximum Ratings conditions extended periods time affect device reliability.
Recommended Operation Conditions
Symbol VCCINT Parameter Supply voltage internal logic input buffers Commercial +70oC Industrial -40oC +85oC 2.37 2.37 3.13 2.37 1.71 2.62 2.62 3.46 2.62 1.89 VCCIO Units
VCCIO
Supply voltage output drivers 3.3V operation Supply voltage output drivers 2.5V operation Supply voltage output drivers 1.8V operation
Low-level input voltage High-level input voltage Output voltage
Quality Reliability Characteristics
Symbol VESD Data retention Program/Erase cycles (endurance) Electrostatic Discharge (ESD) Parameter 10,000 2,000 Units Years Cycles Volts
DS050 (v2.2) August 2001 Advance Product Specification
www.xilinx.com 1-800-255-7778
XC95288XV High-Performance CPLD
Characteristics Over Recommended Operating Conditions
Symbol Parameter Output high voltage 3.3V outputs Output high voltage 2.5V outputs Output high voltage 1.8V outputs Output voltage 3.3V outputs Output voltage 2.5V outputs Output voltage 1.8V outputs Input leakagelow current Test Conditions -4.0 -1.0 -100 2.62V VCCIO 3.6V 3.6V 2.62V VCCIO 3.6V 3.6V GND, load VCCIO Units
Input leakage high current
capacitance Operating Supply Current (low power mode, active)
Characteristics
XC95288XV-5 Symbol fSYSTEM TPSU TPCO TPOE TPOD TPAO TWLH TPLH Parameter output valid setup time before hold time after output valid Multiple internal operating frequency setup time before p-term clock input hold time after p-term clock input P-term clock output valid output valid output disable Product term output enabled Product term output disabled output valid P-term output valid pulse width (High Low) P-term clock pulse width (High Low) 222.2 10.0 10.7 XC95288XV-7 125.0 12.0 12.6 XC95288XV-10 100.0 10.2 11.0 11.0 14.5 15.3 Units
Advance Information
Notes: Please contact Xilinx up-to-date information advance specifications.
Preliminary Information
www.xilinx.com 1-800-255-7778
DS050 (v2.2) August 2001 Advance Product Specification
XC95288XV High-Performance CPLD
VTEST Device Output
Output Type
VCCIO 3.3V 2.5V 1.8V
VTEST 3.3V 2.5V
DS052_03_04120
Figure Load Circuit
Internal Timing Parameters
XC95288XV-5 Symbol Buffer Delays TGCK TGSR TGTS TOUT TPTCK TPTSR TPTTS TPDI TSUI TECSU TECHO TCOI TAOI TRAI TLOGI TLOGILP TPTA TPTA2 TSLEW Input buffer delay buffer delay buffer delay buffer delay Output buffer delay Output buffer enable/disable delay Product term clock delay Product term set/reset delay Product term 3-state delay Combinatorial logic propagation delay Register setup time Register hold time Register clock enable setup time Register clock enable hold time Register clock output valid time Register async. output delay Register async. recover before clock Internal logic delay Internal power logic delay FastCONNECT feedback delay Incremental product term allocator delay Adjacent macrocell p-term allocator delay Slew-rate limited delay 10.0 Parameter XC95288XV-7 XC95288XV-10 Units
Product Term Control Delays
Internal Register Combinatorial Delays
Feedback Delays Time Adders
Advance Information
Notes: Please contact Xilinx up-to-date information advance specifications.
Preliminary Information
DS050 (v2.2) August 2001 Advance Product Specification
www.xilinx.com 1-800-255-7778
XC95288XV High-Performance CPLD
XC95288XV Pins
Function Block Macrocell TQ144 PQ208 FG256 CS280 BScan Order Bank Function Block Macrocell TQ144 PQ208 FG256 CS280 BScan Order Bank
30(1) 32(1) 2(1) 3(1) 5(1) 6(1)
44(1) 46(1) 3(1) 5(1) 7(1) 9(1)
M3(1) E3(1) E5(1)
T1(1) C1(1) E2(1)
M2(1) R3(1)
D3(1) C2(1)
D4(1) D3(1)
Notes: Global control
www.xilinx.com 1-800-255-7778
DS050 (v2.2) August 2001 Advance Product Specification
XC95288XV High-Performance CPLD
XC95288XV Pins (continued)
Function MacroBlock cell TQ144 PQ208 FG256 CS280 BScan Order Bank Function Block Macrocell TQ144 PQ208 FG256 CS280 BScan Order Bank
38(1)
55(1)
P5(1) W2(1)
143(1) 206(1) C4(1) C4(1)
Notes: Global control
DS050 (v2.2) August 2001 Advance Product Specification
www.xilinx.com 1-800-255-7778
XC95288XV High-Performance CPLD
XC95288XV Pins (continued)
BScan Function MacroTQ144 PQ208 FG256 CS280 Order Block cell Bank BScan Function MacroTQ144 PQ208 FG256 CS280 Order Block cell Bank
www.xilinx.com 1-800-255-7778
DS050 (v2.2) August 2001 Advance Product Specification
XC95288XV High-Performance CPLD
XC95288XV Pins (continued)
Function Block Macrocell TQ144 PQ208 FG256 CS280 BScan Order Bank Function MacroTQ144 PQ208 FG256 Block cell CS280 BScan Order Bank
DS050 (v2.2) August 2001 Advance Product Specification
www.xilinx.com 1-800-255-7778
XC95288XV High-Performance CPLD
XC95288XV Global, JTAG Power Pins
Type I/O/GCK1 I/O/GCK2 I/O/GCK3 I/O/GTS1 I/O/GTS2 I/O/GTS3 I/O/GTS4 I/O/GSR VCCINT 2.5V TQ144 PQ208 124, 153, FG256 F8., F10, L10, G11, H11, J11, L11, L14, C10, F11, D12, G10, H10, J10, K10, C14, P14, B15, R15, A16, CS280 U12, V16, R17, M18, G18, D19, C18, A15, A11, T10, V14, V18, K19, G17, C19, D14, D12, R10, R11, R12, R13, R14, R15, P15, N15, M15, L15, K15, J15, H15, G15, F15, E15, E14, E13, E12, E11, E10, W19, U17, A19, C17,
VCCIO1 VCCIO2 VCCIO3 VCCIO4
109, 108, 114, 123,
132, 157, 172, 181, 104, 108, 129, 130, 141, 156, 163, 177, 190,
Connects
www.xilinx.com 1-800-255-7778
DS050 (v2.2) August 2001 Advance Product Specification
XC95288XV High-Performance CPLD
Ordering Information
Example:
Device Type Speed Grade
XC95288XV
Temperature Range Number Pins Package Type
Device Ordering Options
Speed pin-to-pin delay pin-to-pin delay pin-to-pin delay TQ144 PQ208 FG256 CS280 Package 144-pin Thin Quad Flat Pack (TQFP) 208-pin Plastic Quad Flat Pack (PQFP) 256-ball Plastic Fineline Ball Grid Array (FBGA) 280-ball Chipscale Package (CSP) Industrial Temperature Commercial +70°C -40°C +85°C
Component Availability
Pins Type Code XC95288XV Plastic TQFP TQ144 Plastic PQFP PQ208 Plastic FBGA FG256 Plastic CS280
Notes: Commercial +70oC); Industrial -40oC +85oC). Parenthesis indicate future planned products. Please contact Xilinx up-to-date information.
DS050 (v2.2) August 2001 Advance Product Specification
www.xilinx.com 1-800-255-7778
XC95288XV High-Performance CPLD
Revision History
Date 09/28/98 12/10/98 2/5/99 6/7/99 4/11/00 01/29/01 05/15/01 08/27/01 Version Original creation data sheet. Revision tables. Updated pinouts reflect BG256 (replaces BG352). speed CS280 package. Updated specifications, added bank information pinout tables. Added performance specification, deleted changed BG256 package FG256 package. Updated Frequency Figure Updated formula, Recommended Operation Conditions, Characteristics Internal Timing Parameters Changed VCCIO 3.3V from 3.13 (min), 3.46 3.60 (max); characteristics: added "low" current, changed "Input leakage high current"; Internal Timing: TAOI from 5.9. Revision
www.xilinx.com 1-800-255-7778
DS050 (v2.2) August 2001 Advance Product Specification

XC95288XV High-Performance CPLD DS050 (v2.2) August 2001 Adv

Top Searches for this datasheet

Other recent searches