| The Datasheet Archive - 100 Million Datasheets from 7500 Manufacturers. |
Audio Clock Source MK2705 provides synchronous clock generation a
Top Searches for this datasheetMK2705 Audio Clock Source MK2705 provides synchronous clock generation audio sampling clock rates derived from MPEG stream, used standalone clock source with crystal. device uses latest technology provide good phase noise long term jitter characteristics small package. Please contact have requirement input output frequency included here rapidly modify this product meet special requirements. Features Packaged (150 wide) SOIC Clock crystal input phase noise jitter Exact ppm) multiplication ratios Independent output voltage Support times sampling rate Block Diagram VDDO X1/REFIN crystal clock input Crystal Oscillator Clock Synthesis Control Circuitry Optional crystal load capacitors 2705 Revision 070103 Integrated Circuit Systems, Inc. Race Street, Jose, 95126 (408) 295-9800 www.icst.com MK2705 Audio Clock Source Assignment X1/REFIN VDDO Output Clock Selection Table Input Frequency (MHz) Output Frequency (MHz) 8.192 11.2896 12.288 24.576 SOIC Descriptions Number Name X1/REFIN VDDO Type Input Power Input Power Output Input Power Input Connect this crystal clock input Power supply crystal oscillator PLL. Output frequency selection. Determines output frequency table above. chip pull Connect ground. Clock output. Output frequency selection. Determines output frequency table above. chip pull Power supply output stage. Connect this crystal. Leave open using clock input. 2705 Revision 070103 Integrated Circuit Systems, Inc. Race Street, Jose, 95126 (408) 295-9800 www.icst.com MK2705 Audio Clock Source Application Information Series Termination Resistor Clock output traces should series termination. series terminate trace commonly used trace impedance), place resistor series with clock line, close clock output possible. nominal impedance clock output 20W. possible noise pickup, very short traces (and vias) been crystal device. value load capacitors roughly determined formula 2(CL where load capacitor connected specified value load capacitance crystal. typical crystal 18pF, 2(18 24pF. Because these capacitors adjust stray capacitance PCB, check output frequency using your final layout value should changed. Decoupling Capacitors with high performance mixed-signal MK2705 must isolated from system power supply noise perform optimally. Decoupling capacitors 0.01µF must connected between each ground plane. further guard against interfering system supply noise, MK2705 should common connection power plane shown diagram next page. ferrite bead bulk capacitor help reduce lower frequency noise supply that lead output clock phase modulation. Layout Recommendations optimum device performance lowest output phase noise, following guidelines should observed. Each 0.01µF decoupling capacitor should mounted component side board close possible. vias should used between decoupling capacitor pin. trace should kept short possible, should trace ground via. Distance ferrite bead bulk decoupling from device less critical. external crystal should mounted next device with short traces. traces should routed next each other with minimum spaces, instead they should separated away from other traces. minimize obtain best signal integrity, series termination resistor should placed close clock output. optimum layout with components same side board, minimizing vias through other signal layers (the ferrite bead bulk decoupling capacitor mounted back). Other signal traces should routed away from MK2705. This includes signal traces just underneath device, layers adjacent ground plane layer used device. Recommended Power Supply Connection Optimal Device Performance Connection 3.3V Power Plane Ferrite Bead Bulk Decoupling Capacitor (such Tantalum) 0.01 Decoupling Capacitors Both pins must connected same voltage. Crystal Load Capacitors crystal used, device crystal connections should include pads capacitors from ground from ground. These capacitors used adjust stray capacitance board match nominally required crystal load capacitance. reduce 2705 Revision 070103 Integrated Circuit Systems, Inc. Race Street, Jose, 95126 (408) 295-9800 www.icst.com MK2705 Audio Clock Source Absolute Maximum Ratings Stresses above ratings listed below cause permanent damage MK2705. These ratings, which standard values commercially rated parts, stress ratings only. Functional operation device these other conditions above those indicated operational sections specifications implied. Exposure absolute maximum rating conditions extended periods affect product reliability. Electrical parameters guaranteed only over recommended operating temperature range. Item Supply Voltage, Inputs Outputs Ambient Operating Temperature Storage Temperature Junction Temperature Soldering Temperature 4.5V Rating -0.5V VDD+0.5V +70°C +150°C 175°C 260°C Recommended Operation Conditions Parameter Ambient Operating Temperature Power Supply Voltage (measured respect GND) Min. +3.0 Typ. Max. +3.6 Units Electrical Characteristics Unless stated otherwise, 3.3V ±10%, Ambient Temperature +70°C Parameter Operating Voltage Input High Voltage Input Voltage Output High Voltage Output High Voltage Output Voltage Supply Current Standby Supply Current Short Circuit Current Nominal Output Impedance Input Capacitance Actual mean frequency error versus target Internal pull-up resistor value Symbol IDDPD ZOUT Conditions Min. Typ. Max. Units 25mA Load VDD-0.4 Each output input pins Note 2705 Revision 070103 Integrated Circuit Systems, Inc. Race Street, Jose, 95126 (408) 295-9800 www.icst.com MK2705 Audio Clock Source Electrical Characteristics Unless stated otherwise, 3.3V ±10%, Ambient Temperature +70° Parameter Crystal Frequency Output Duty Cycle Output Clock Rise Time Output Clock Fall Time Jitter, short term Jitter, long term Single sideband phase noise Symbol Conditions Measured VDD/2 Min. Typ. Max. Units delay offset -110 2705 Revision 070103 Integrated Circuit Systems, Inc. Race Street, Jose, 95126 (408) 295-9800 www.icst.com MK2705 Audio Clock Source Package Outline Package Dimensions SOIC, Body) Package dimensions kept current with JEDEC Publication Millimeters Inches Symbol INDEX AREA 1.35 1.75 0.10 0.25 0.33 0.51 0.19 0.25 4.80 5.00 3.80 4.00 1.27 BASIC 5.80 6.20 0.25 0.50 0.40 1.27 .0532 .0688 .0040 .0098 .013 .020 .0075 .0098 .1890 .1968 .1497 .1574 0.050 BASIC .2284 .2440 .010 .020 .016 .050 SEATING PLANE (.004) Ordering Information Part Order Number MK2705S MK2705STR Marking MK2705S MK2705S Shipping packaging Tubes Tape Reel Package SOIC SOIC Temperature +70° +70° While information presented herein been checked both accuracy reliability, Integrated Circuit Systems (ICS) assumes responsibility either infringement patents other rights third parties, which would result from use. other circuits, patents, licenses implied. This product intended normal commercial applications. other applications such those requiring extended temperature range, high reliability, other extraordinary environmental requirements recommended without additional processing ICS. reserves right change circuitry specifications without notice. does authorize warrant product life support devices critical medical instruments. 2705 Revision 070103 Integrated Circuit Systems, Inc. Race Street, Jose, 95126 (408) 295-9800 www.icst.com Other recent searchesYOPT3228A-P2 - YOPT3228A-P2 YOPT3228A-P2 Datasheet X1243 - X1243 X1243 Datasheet MAX3314 - MAX3314 MAX3314 Datasheet FN9001 - FN9001 FN9001 Datasheet
Privacy Policy | Disclaimer |