Synchronous Cache Supports 66-MHz Pentium® microprocessor cache s

The Datasheet Archive - 100 Million Datasheets from 7500 Manufacturers.

Synchronous Cache Supports 66-MHz Pentium® microprocessor cache s

Datasheet Thumbnail

Top Searches for this datasheet

CY7C1031 CY7C1
Synchronous Cache
Supports 66-MHz Pentium® microprocessor cache systems with zero wait states common Fast clock-to-output times Two-bit wraparound counter supporting Pentium microprocessor burst sequence (7C1031) Two-bit wraparound counter supporting linear burst sequence (7C1032) Separate processor controller address strobes Synchronous self-timed write Direct interface with processor external cache controller Asynchronous output enable I/Os capable 3.3V operation JEDEC-standard pinout 52-pin PLCC packaging
Functional Description
CY7C1031 CY7C1032 synchronous cache RAMs designed interface with high-speed microprocessors with minimum glue logic. Maximum access delay from clock rise 2-bit on-chip counter captures first address burst increments address automatically rest burst access. CY7C1031 designed Intel® Pentium i486 CPUbased systems; counter follows burst sequence Pentium i486 processors. CY7C1032 architected processors with linear burst sequences. Burst accesses initiated with processor address strobe (ADSP) cache controller address strobe (ADSC) inputs. Address advancement controlled address advancement (ADV) input. synchronous self-timed write mechanism provided simplify write interface. synchronous chip select input asynchronous output enable input provide easy control bank selection output three-state control.
Logic Block Diagram
DATA REGISTER ADDR LOGIC ARRAY ARRAY VCCQ VSSQ DQ10 DQ11 DQ12 DQ13 VSSQ VCCQ DQ14 DQ15 DP1[1]
Configuration
PLCC View
ADSC ADSP
ADSP ADSC TIMING CONTROL
7C1031 7C1032 2122
VCCQ VSSQ VSSQ VCCQ
DQ15
Selection Guide
7C1031-8 7C1032-8 Maximum Access Time (ns) Maximum Operating Current (mA) Commercial
Intel Pentium trademarks Intel Corporation. Note: functionally equivalent DQx.
7C1031-10 7C1032-10
7C1031-12 7C1032-12
Cypress Semiconductor Corporation Document 38-05278 Rev.
3901 North First Street
Jose
95134 408-943-2600 Revised March 2002
CY7C1031 CY7C1Functional Description (continued)
Single Write Accesses Initiated ADSP This access initiated when following conditions satisfied clock rise: ADSP LOW. ADSP-triggered write cycles completed clock periods. address through loaded into address register address advancement logic delivered core. write signal ignored this cycle because cache other external logic uses this clock period perform address comparisons protection checks. write allowed proceed, write input CY7C1031 CY7C1032 will pulled before next clock rise. ADSP ignored HIGH. both next clock rise, information presented DQ0-DQ15 DP0-DP1 will written into location specified address advancement logic. controls writing DQ0-DQ7 while controls writing DQ8-DQ15 DP1. Because CY7C1031 CY7C1032 common-I/O devices, output enable signal (OE) must deasserted before data from delivered DQ0-DQ15 DP0-DP1. safety precaution, appropriate data lines three-stated cycle where both sampled LOW, regardless state input. Single Write Accesses Initiated ADSC This write access initiated when following conditions satisfied rising edge clock: LOW, ADSC LOW, LOW. ADSC-triggered accesses completed single clock cycle. address through loaded into address register address advancement logic delivered core. Information presented DQ0-DQ15 DP0-DP1 will written into location specified address advancement logic. Since CY7C1031 CY7C1032 common-I/O devices, output enable signal (OE) must deasserted before data from cache controller delivered data parity lines. safety precaution, appropriate data parity lines three-stated cycle where sampled regardless state input. Single Read Accesses single read access initiated when following conditions satisfied clock rise: LOW, ADSP ADSC LOW, HIGH. address through stored into address advancement logic delivered core. output enable (OE) signal asserted (LOW), data will available data outputs maximum after clock rise. ADSP ignored HIGH.
Burst Sequences
CY7C1031 provides 2-bit wraparound counter, pins A0-A1, that implements Intel 80486 Pentium processor's address burst sequence (see Table Note that burst sequence depends first burst address. Table Counter Implementation Intel Pentium/80486 Processor's Sequence First Address Second Address Third Address Fourth Address
CY7C1032 provides two-bit wraparound counter, pins A0-A1, that implements linear address burst sequence (see Table Table Counter Implementation Linear Sequence First Address Second Address Third Address Fourth Address
Application Example
Figure shows 512-Kbyte secondary cache Pentium microprocessor using four CY7C1031 cache RAMs.
Document 38-05278 Rev.
Page
CY7C1031 CY7C1512 66-MHz
DATA PENTIUM PROCESSOR
DATA ADSP ADSC WH2, WH3, INTERFACE MAIN MEMORY 7C1031
CACHE DATA MATCH DIRTY VALID
WH1, ADSC WH0, DATA ADSP CACHE CONTROLLER MATCH DIRTY VALID
Figure Cache Using Four CY7C1031s
Definitions
Signal Name VCCQ VSSQ ADSP ADSC DQ15-DQ0 DP1-DP0 Input Input Input Input Input Input Input Input Input Input Input Input Input Input/Output Input/Output Type Pins Power 3.3V (Outputs) Ground Ground (Outputs) Clock Address Address Strobe from Processor Address Strobe from Cache Controller Write Enable High Byte Write Enable Byte Advance Output Enable Chip Select Regular Data Parity Data Description
Document 38-05278 Rev.
Page
CY7C1031 CY7C1Pin Descriptions
Signal Name Input Signals Clock signal. used capture address, data written, following control signals: ADSP, ADSC, ADV. also used advance on-chip auto-addressincrement logic (when appropriate control signals have been set). Sixteen address lines used select locations. They captured on-chip register rising edge ADSP ADSC LOW. rising edge clock also loads lower address lines, A1-A0, into on-chip auto-address-increment logic ADSP ADSC LOW. Address strobe from processor. This signal sampled rising edge CLK. When this input and/or ADSC asserted, A0-A15 will captured on-chip address register. also allows lower address bits loaded into on-chip auto-address-increment logic. both ADSP ADSC asserted rising edge CLK, only ADSP will recognized. ADSP input should connected output processor. ADSP ignored when HIGH. Address strobe from cache controller. This signal sampled rising edge CLK. When this input and/or ADSP asserted, A0-A15 will captured on-chip address register. also allows lower address bits loaded into on-chip auto-address-increment logic. ADSC input should connected output processor. Write signal high-order half array. This signal sampled rising edge CLK. sampled LOW, i.e., asserted, control logic will perform self-timed write DQ15-DQ8 from on-chip data register into selected location. There exception this. ADSP, asserted (LOW) rising edge CLK, write signal, ignored. Note that ADSP effect HIGH. Write signal low-order half array. This signal sampled rising edge CLK. sampled LOW, i.e., asserted, control logic will perform self-timed write DQ7-DQ0 from on-chip data register into selected location. There exception this. ADSP, asserted (LOW) rising edge CLK, write signal, ignored. Note that ADSP effect HIGH. Advance. This signal sampled rising edge CLK. When asserted, automatically increments 2-bit on-chip auto-address-increment counter. CY7C1032, address will incremented linearly. CY7C1031, address will incremented according Pentium/486 burst sequence. This signal ignored ADSP ADSC asserted concurrently with Note that ADSP effect HIGH. Chip select. This signal sampled rising edge CLK. HIGH ADSC LOW, SRAM deselected. ADSC ADSP LOW, address captured address register. HIGH, ADSP ignored. Output enable. This signal asynchronous input that controls direction data pins. asserted (LOW), data pins outputs, SRAM read long asserted when sampled beginning cycle). deasserted (HIGH), data pins will three-stated, functioning inputs, SRAM written. Description
A15-A0
ADSP
ADSC
Bidirectional Signals
DQ15-DQ0
Sixteen bidirectional data lines. DQ15-DQ8 inputs outputs from high-order half array, while DQ7-DQ0 inputs outputs from low-order half array. inputs, they feed into on-chip data register that triggered rising edge CLK. outputs, they carry data read from selected location array. direction data pins controlled when HIGH, data pins three-stated used inputs; when LOW, data pins driven output buffers outputs. DQ15-DQ8 DQ7-DQ0 also three-stated when respectively, sampled clock rise. bidirectional data lines. These operate exactly same manner DQ15-DQ0, named differently because their primary purpose store parity bits, while DQs' primary purpose store ordinary data bits. input output from high-order half array, while input output from lower-order half array. Page
DP1-DP0
Document 38-05278 Rev.
CY7C1031 CY7C1Maximum Ratings
(Above which useful life impaired. user guidelines, tested.) Storage Temperature .-65°C +150°C Ambient Temperature with Power Applied.-55°C +125°C Supply Voltage Relative -0.5V +7.0V Voltage Applied Outputs High State[2] .-0.5V 0.5V Input Voltage .-0.5V 0.5V
Current into Outputs (LOW) Static Discharge Voltage >2001V (per MIL-STD-883, Method 3015) Latch-Up Current. >200
Operating Range
Range Com'l Ambient Temperature[3] +70°C VCCQ 3.0V
Electrical Characteristics Over Operating Range[4]
7C1031-8 7C1032-8 Parameter Description Output HIGH Voltage Output Voltage Input HIGH Voltage Input Voltage[2] Input Load Current Output Leakage Current Output Short Circuit Current[5] Operating Supply Current Automatic Power-Down Current-TTL Inputs Automatic Power-Down Current CMOS Inputs VCC, Output Disabled Max., VOUT Max., IOUT fMAX 1/tCYC Com'l Test Conditions Min., -4.0 Min., -0.3 Min. Max. VCCQ 0.3V -300 -0.3 7C1031-10 7C1032-10 Min. Max. VCCQ 0.3V -300 -0.3 7C1031-12 7C1032-12 Min. Max. VCCQ 0.3V -300 Unit
ISB1
Max. VCC, Com'l VIH, VIL, fMAX Max. VCC, Com'l 0.3V, 0.3V 0.3V, 0[6]
ISB2
Capacitance[7]
Parameter CIN: Addresses CIN: Other Inputs COUT Output Capacitance Description Input Capacitance Test Conditions 25°C, MHz, 5.0V Com'l Com'l Com'l Max. Unit
Notes: Minimum voltage equals -2.0V pulse durations less than case temperature. last page Group subgroup testing information. more than output should shorted time. Duration short circuit should exceed seconds. Inputs disabled, clock allowed speed. Tested initially after design process changes that affect these parameters.
Document 38-05278 Rev.
Page
CY7C1031 CY7C1AC Test Loads Waveforms
OUTPUT =1.5V INCLUDING JIGAND SCOPE VCCQ OUTPUT INPUT PULSES 3.0V
Switching Characteristics Over Operating Range[9]
7C1031-8 7C1032-8 Parameter tCYC tCDV tDOH tADS tADSH tWES tWEH tADVS tADVH tCSS tCSH tCSOZ tEOZ tEOV tWEOZ tWEOV Clock Cycle Time Clock HIGH Clock Address Set-Up Before Rise Address Hold After Rise Data Output Valid After Rise Data Output Hold After Rise ADSP, ADSC Set-Up Before Rise ADSP, ADSC Hold After Rise Set-Up Before Rise Hold After Rise Set-Up Before Rise Hold After Rise Data Input Set-Up Before Rise Data Input Hold After Rise Chip Select Set-Up Chip Select Hold After Rise Chip Select Sampled Output High HIGH Output High Output Valid Sampled Output High Z[11, Sampled HIGH Output Valid[12]
[11] [11]
7C1031-10 7C1032-10 Min. Max.
7C1031-12 7C1032-12 Min. Max. Unit
Description
Min. 15[10]
Max.
Notes: Resistor values VCCQ are: 1179 868. Resistor values VCCQ 3.3V 348. Unless otherwise noted, test conditions assume signal transition time less, timing reference levels 1.5V, input pulse levels 3.0V, output loading specified IOL/IOH load capacitance. Shown Test Loads. burst mode, device operates frequency above MHz. tCSOZ, tEOZ, tWEOZ specified with load capacitance part Test Loads. Transition measured from steady-state voltage. given voltage temperature, tWEOZ min. less than tWEOV min.
Document 38-05278 Rev.
Page
CY7C1031 CY7C1Switching Waveforms
Single Read[13]
tCSS ADDRESS
[14]
tCYC
tCSH
tADS
tADSH
ADSP ADSC tWES
[15]
tWEH
tCDV DATA
tDOH
Single Write Timing: Write Initiated ADSP
tCSS ADDRESS tADS ADSP tWES
[15]
tCSH
tADSH
tWEH
DATA
DATA tEOZ
Notes: throughout this operation. ADSP asserted while HIGH, ADSP will ignored. ADSP effect ADV, HIGH.
Document 38-05278 Rev.
Page
CY7C1031 CY7C1Switching Waveforms (continued)
Single Write Timing: Write Initiated ADSC
tCSS ADDRESS tADS ADSC tWES DATA tWEH tADSH tCSH
DATA tEOZ
Burst Read Sequence with Four Accesses
tCSS ADDRESS tADS tADSH tCSH
ADSP
[14]
ADSC tADVS tADVH
[15] [15]
WH,WL
tWES
tWEH
tCDV DATA DATA0 tDOH DATA1 DATA2 DATA3
Document 38-05278 Rev.
Page
CY7C1031 CY7C1Switching Waveforms (continued)
Output (Controlled
DATA tEOZ tEOV
Write Burst Timing: Write Initiated ADSC
tCSS tWES tWEH tCSH
tADS ADSP
[14]
tADSH
tADS ADSC ADDR
tADSH
tADVS DATA DATA0
tADVH
DATA1
DATA2
DATA3
Document 38-05278 Rev.
Page
CY7C1031 CY7C1Switching Waveforms (continued)
Write Burst Timing: Write Initiated ADSP
tCSS tCSH
[15]
ADSC tADS ADSP
[14]
tADSH
ADDR
tADVS tADVH
[15]
DATA
DATA1 DATA2 DATA3
DATA0
Document 38-05278 Rev.
Page
CY7C1031 CY7C1Switching Waveforms (continued)
Output Timing (Controlled
tADS ADSC tADS tADSH tCSS tCSS tCDV DATA tCSOZ tCSH tCSH tADSH
Output Timing (Controlled
tADS ADSC ADSP tWES tWEOZ DATA tWEOV tWEH tADSH tADS tADSH
Document 38-05278 Rev.
Page
CY7C1031 CY7C1Truth Table
Input ADSP ADSC Same address previous cycle Incremented burst address Same address previous cycle Incremented burst address External External External Incremented burst address Incremented burst address Same address previous cycle Same address previous cycle Address Operation Chip deselected Read cycle (ADSP ignored) Read cycle, burst sequence (ADSP ignored) Write cycle (ADSP ignored) Write cycle, burst sequence (ADSP ignored) Read cycle, begin burst Read cycle, begin burst Write cycle, begin burst Write cycle, burst sequence Read cycle, burst sequence Write cycle Read cycle
Ordering Information
Speed (ns) Speed (ns) Ordering Code CY7C1031-8JC CY7C1031-10JC CY7C1031-12JC Package Name Package Name Package Type 52-Lead Plastic Leaded Chip Carrier 52-Lead Plastic Leaded Chip Carrier 52-Lead Plastic Leaded Chip Carrier Operating Range Commercial Commercial Commercial Operating Range Commercial Commercial Commercial
Ordering Code CY7C1032-8JC CY7C1032-10JC CY7C1032-12JC
Package Type 52-Lead Plastic Leaded Chip Carrier 52-Lead Plastic Leaded Chip Carrier 52-Lead Plastic Leaded Chip Carrier
Document 38-05278 Rev.
Page
CY7C1031 CY7C1Package Diagram
52-Lead Plastic Leaded Chip Carrier
51-85004-A
Document 38-05278 Rev.
Page
Cypress Semiconductor Corporation, 2002. information contained herein subject change without notice. Cypress Semiconductor Corporation assumes responsibility circuitry other than circuitry embodied Cypress Semiconductor product. does convey imply license under patent other rights. Cypress Semiconductor does authorize products critical components life-support systems where malfunction failure reasonably expected result significant injury user. inclusion Cypress Semiconductor products life-support systems application implies that manufacturer assumes risk such doing indemnifies Cypress Semiconductor against charges.
CY7C1031 CY7C1Document Title: CY7C1031/CY7C1032 Synchronous Cache Document Number: 38-05278 REV. 114203 Issue Date 3/19/02 Orig. Change Description Change Change from Spec number: 38-00219 38-05278
Document 38-05278 Rev.
Page

Synchronous Cache Supports 66-MHz Pentium® microprocessor cache s

Top Searches for this datasheet

Other recent searches