MONOLITHIC 5-TAP FIXED DELAY LINE (SERIES 3D7215 NOISE) All-silic
|
|
|
Top Searches for this datasheet
3D7215
MONOLITHIC 5-TAP FIXED DELAY LINE (SERIES 3D7215 NOISE)
All-silicon, low-power CMOS technology Vapor phase, wave solderable Auto-insertable (DIP pkg.) ground bounce noise Leading- trailing-edge accuracy Delay range: through 250ns Delay tolerance: Temperature stability: typical (0C-70C) stability: ±0.5% typical (3.0V-3.6V) Static Idd: 1.5ma typical Minimum input pulse width: total delay
data delay devices, inc.
PACKAGES
3D7215Z-xx SOIC (150 Mil)
3D7215M-xx (300 Mil)
FUNCTIONAL DESCRIPTION
3D7215 5-Tap Delay Line product family consists fixed-delay CMOS integrated circuits. Each package contains single delay line, tapped buffered points spaced uniformly time. Tap-to-tap (incremental) delay values range from through 50ns. input reproduced outputs without inversion, shifted time user-specified dash number. 3D7215 CMOS-compatible features both rising- falling-edge accuracy.
DESCRIPTIONS
Delay Line Input Output (20%) Output (40%) Output (60%) Output (80%) Output (100%) Volts Ground Connection
all-CMOS 3D7215 integrated circuit been designed reliable, economic alternative hybrid fixed delay lines. offered standard 8-pin auto-insertable space saving surface mount 8-pin SOIC.
TABLE PART NUMBER SPECIFICATIONS
DASH 3D7215Z-xx 3D7215M-xx -1.5 -2.5 DELAY SPECIFICATIONS TOTAL TAP-TAP DELAY (ns) DELAY (ns) 1.0* 1.0* 1.0* 10.0 1.0* 12.0 1.0* 16.0 1.0* 20.0 1.0* 24.0 1.0* 40.0 50.0 10.0 60.0 12.0 75.0 15.0 20.0 25.0 30.0 40.0 50.0 INPUT RESTRICTIONS RECOMMENDED ABSOLUTE Freq P.W. Freq P.W. 27.8 18.0 166.7 3.00 23.8 21.0 153.8 3.25 20.8 24.0 142.8 3.50 18.5 27.0 133.3 3.75 16.7 30.0 125.0 4.00 13.9 36.0 111.1 4.50 11.9 42.0 100.0 5.00 10.4 48.0 83.3 6.00 8.33 60.0 62.5 8.00 6.67 75.0 50.0 10.00 5.56 90.0 41.7 12.00 4.42 33.3 15.00 3.33 25.0 20.00 2.66 20.0 25.00 2.22 16.7 30.00 1.67 12.5 40.00 1.33 10.0 50.00
Total delay referenced Tap1 output; Input-to-Tap1 7.5ns 1.5ns NOTE: dash number between shown also available standard product
2002 Data Delay Devices
#01015
11/8/01
DATA DELAY DEVICES, INC.
Prospect Ave. Clifton, 07013
3D7215
APPLICATION NOTES
OPERATIONAL DESCRIPTION
3D7215 five-tap delay line architecture shown Figure delay line composed number delay cells connected series. Each delay cell produces output replica signal present input, shifted time. delay cells matched share same compensation signals, which minimizes tap-to-tap delay deviations over temperature supply voltage variations. delay line input signal which output delay accuracy guaranteed. guarantee Table delay accuracy input frequencies higher than Recommended Maximum Frequency, 3D7215 must tested user operating frequency. Therefore, facilitate production device identification, part number will include custom reference designator identifying intended frequency operation. programmed delay accuracy device guaranteed, therefore, only user specified input frequency. Small input frequency variation about selected frequency will only marginally impact programmed delay accuracy, all. Nevertheless, strongly recommended that engineering staff DATA DELAY DEVICES consulted.
INPUT SIGNAL CHARACTERISTICS
Frequency and/or Pulse Width (high low) operation adversely impact specified delay accuracy particular device. reasons dependency output delay accuracy input signal characteristics varied complex. Therefore Recommended Maximum Absolute Maximum operating input frequency Recommended Minimum Absolute Minimum operating pulse width have been specified.
OPERATING PULSE WIDTH
Absolute Minimum Pulse Width (high low) specification, tabulated Table determines smallest Pulse Width delay line input signal that reproduced, shifted time device output, with acceptable pulse width distortion. Recommended Minimum Pulse Width (high low) specification determines smallest Pulse Width delay line input signal which output delay accuracy tabulated Table guaranteed. guarantee Table delay accuracy input pulse width smaller than Recommended Minimum Pulse Width, 3D7215 must tested user operating
OPERATING FREQUENCY
Absolute Maximum Frequency specification, tabulated Table determines highest frequency delay line input signal that reproduced, shifted time device output, with acceptable duty cycle distortion. Recommended Maximum Frequency specification determines highest frequency
Temp Compensation
Temp Compensation
Dash numbers
Dash numbers
Figure 3D7215 Functional Diagram
#01015
11/8/01
DATA DELAY DEVICES, INC.
Tel: 973-773-2299 Fax: 973-773-9672 http://www.datadelay.com
3D7215
APPLICATION NOTES (CONT'D)
pulse width. Therefore, facilitate production device identification, part number will include custom reference designator identifying intended frequency duty cycle operation. programmed delay accuracy device guaranteed, therefore, only user specified input characteristics. Small input pulse width variation about selected pulse width will only marginally impact programmed delay accuracy, all. Nevertheless, strongly recommended that engineering staff DATA DELAY DEVICES consulted. innovative compensation circuitry minimize delay variations induced fluctuations power supply and/or temperature. thermal coefficient reduced PPM/C, which equivalent variation over 0C-70C operating range, from room-temperature delay settings and/or 1.0ns, whichever greater. power supply coefficient reduced, over 4.75V-5.25V operating range, ±0.5% delay settings nominal 5.0VDC power supply and/or 0.5ns, whichever greater. essential that power supply adequately bypassed filtered. addition, power should impedance construction possible. Power planes preferred.
POWER SUPPLY TEMPERATURE CONSIDERATIONS
delay CMOS integrated circuits strongly dependent power supply temperature. monolithic 3D7215 delay line utilizes novel
DEVICE SPECIFICATIONS
TABLE ABSOLUTE MAXIMUM RATINGS
PARAMETER Supply Voltage Input Voltage Input Current Storage Temperature Lead Temperature SYMBOL TSTRG TLEAD -0.3 -0.3 -1.0 VDD+0.3 UNITS NOTES
TABLE ELECTRICAL CHARACTERISTICS
70C, 4.75V 5.25V) PARAMETER Static Supply Current* High Level Input Voltage Level Input Voltage High Level Input Current Level Input Current High Level Output Current Level Output Current Output Rise Fall Time SYMBOL -4.0 UNITS NOTES
5.0V 2.4V 5.0V 0.4V
*IDD(Dynamic) where: Average capacitance load/tap (pf) Input frequency (GHz)
Input Capacitance typical Output Load Capacitance (CLD)
#01015
11/8/01
DATA DELAY DEVICES, INC.
Prospect Ave. Clifton, 07013
3D7215
SILICON DELAY LINE AUTOMATED TESTING
TEST CONDITIONS
INPUT: Ambient Temperature: Supply Voltage (Vcc): 5.0V 0.1V Input Pulse: High 5.0V 0.1V 0.0V 0.1V Source Impedance: Max. Rise/Fall Time: Max. (measured between 1.0V 4.0V Pulse Width: PWIN Total Delay Period: PERIN Total Delay OUTPUT: Rload: Cload: Threshold: 2.5V (Rising Falling)
Device Under Test
Digital Scope
NOTE: above conditions test only restrict operation device.
COMPUTER SYSTEM
PRINTER
PULSE GENERATOR
TRIG
DEVICE UNDER TEST (DUT)
OUT1 OUT2 OUT3 OUT4 OUT5
TRIG DIGITAL SCOPE/ TIME INTERVAL COUNTER
Figure Test Setup
PERIN PWIN tRISE INPUT SIGNAL
tFALL
tPHL
tPLH OUTPUT SIGNAL
Figure Timing Diagram
#01015
11/8/01
DATA DELAY DEVICES, INC.
Tel: 973-773-2299 Fax: 973-773-9672 http://www.datadelay.com
Other recent searches
XZBB77W - XZBB77W XZBB77W Datasheet
MPD6D20 - MPD6D20 MPD6D20 Datasheet
KSM-91LJ1E - KSM-91LJ1E KSM-91LJ1E Datasheet
FLI7515 - FLI7515 FLI7515 Datasheet
FLI7525 - FLI7525 FLI7525 Datasheet
Privacy Policy | Disclaimer
© 2012 Datasheet Archive
