DVB-S2 Compliant LDPC/BCH Forward Error Correction (FEC) Decoder Core

The Datasheet Archive - 100 Million Datasheets from 7500 Manufacturers.

DVB-S2 Compliant LDPC/BCH Forward Error Correction (FEC) Decoder Core

Datasheet Thumbnail

Top Searches for this datasheet

AHA4702
DVB-S2 Compliant LDPC/BCH Forward Error Correction (FEC) Decoder Core
AHA4702 decoder core fully compliant with section Digital Video Broadcast (DVB-S2) standard. capable Mbit/sec user data rate with rate LDPC Code iterations FPGA. core supports codes, frame sizes, interleave schemes forth DVB-S2 specification broadcast, interactive, digital satellite news gathering, professional services. core allows code modulation changes block-byblock basis fully support both Adaptive Coding Modulation (ACM) Variable Coding Modulation (VCM). AHA4702 decoder core comprised Density Parity Check (LDPC) inner code concatenated with outer code. provides wide range code rates from 9/10 interleave depths from interleaving) bits/symbol. ACM/VCM support allows configuration changes core blockby-block basis while streaming without data loss. band signaling control code modulation changes applications that (ACM/VCM) schemes.
FEATURES
ENCODER/DECODER: DVB-S2 compliant LDPC inner code with outer code Msymb/s channel rate Supported codes: through 9/10 code rates Supported block sizes: block sizes Packet Error Rate performance 10E-7 Auto Iterations optimize code performance Full compliance OTHERS Available ASIC core upon request JTAG (available ASIC version core) demapper optionally available with core. Available both Altera Xilinx FPGA platforms Mbit/sec data rate ASIC EVALUATION TOOLS free evaluation software, please contact AHA. DELIVERABLES Altera, Xilinx, ASIC synthesized netlist. Complete Documentation accurate models APPLICATIONS Broadcast HDTV Satellite communications Microwave communications Cellular Backhaul
frame start configuration data block error
Figure Block Diagram
frame start configuration data
auto_iter reset
AHA4702
comtech corporation
LDPC core technology covered under multiple patents pending. *This Product Brief product under development. Specifications availability subject change. Contact latest information.
comtech corporation Table DVB-S2 Codes Performance
Code Rate
9/10
Spectral Efficiency (bits/symbol)
0.49 0.66 0.79 0.99 1.19 1.32 1.49 1.59 1.65 1.77 1.79
Ideal Es/No (dB) (QEF)
-2.4 -1.2 -0.3
Eb/No (dB)
Table configuration block size, QPSK modulation, Quasi Error Free (QEF) AWGN Channel. codes perform about worse. addition QPSK performance this design meets performance data published DVB-S2 standard document other modulation schemes.
ORDERING INFORMATION
Part Number
AHA4702
ABOUT
Description DVB-S2 LDPC Decoder Core
Comtech Corporation (AHA) develops markets superior integrated circuits, boards, intellectual property core technology communications systems architects worldwide. been setting standard Forward Error Correction Lossless Data Compression technology many years provides flexible, cost-effective solutions today's growing bandwidth reliability challenges. Comtech Corporation wholly owned subsidiary Comtech Telecommuncations Corp. (NASDAQ: CMTL). more information, visit www.aha.com
subsidiary Comtech Telecommunications Corporation
1126 Alturas Drive Moscow, 83843-8331 tel: 208.892.5600 fax: 208.892.5601 www.aha.com email: sales@aha.com
PB4702_1106 2006 Comtech Corp.

DVB-S2 Compliant LDPC/BCH Forward Error Correction (FEC) Decoder Core

Top Searches for this datasheet

Other recent searches