8-bit Microcontroller with Bytes In-System Programmable Flash ATmega16
|
|
|
Top Searches for this datasheet
8-bit Microcontroller with Bytes In-System Programmable Flash ATmega16 ATmega16L Preliminary Summary
Rev. 2466BS-09/01
Note: This summary document. complete document available site www.atmel.com.
Configurations
Figure Pinouts ATmega16
PDIP
(XCK/T0) (T1) (INT2/AIN0) (OC0/AIN1) (SS) (MOSI) (MISO) (SCK) RESET XTAL2 XTAL1 (RXD) (TXD) (INT0) (INT1) (OC1B) (OC1A) (ICP) (ADC0) (ADC1) (ADC2) (ADC3) (ADC4) (ADC5) (ADC6) (ADC7) AREF AVCC (TOSC2) (TOSC1) (TDI) (TDO) (TMS) (TCK) (SDA) (SCL) (OC2)
TQFP
(SS) (AIN1/OC0) (AIN0/INT2) (T1) (XCK/T0) (ADC0) (ADC1) (ADC2) (ADC3) (MOSI) (MISO) (SCK) RESET XTAL2 XTAL1 (RXD) (TXD) (INT0)
(ADC4) (ADC5) (ADC6) (ADC7) AREF AVCC (TOSC2) (TOSC1) (TDI) (TDO)
ATmega16(L)
2466BS-09/01
(INT1) (OC1B) (OC1A) (ICP) (OC2)
(SCL) (SDA) (TCK) (TMS)
ATmega16(L)
Overview
ATmega16 low-power CMOS 8-bit microcontroller based enhanced RISC architecture. executing powerful instructions single clock cycle, ATmega16 achieves throughputs approaching MIPS allowing system designer optimize power consumption versus processing speed. Figure Block Diagram
Block Diagram
PORTA DRIVERS/BUFFERS
PORTC DRIVERS/BUFFERS
PORTA DIGITAL INTERFACE
PORTC DIGITAL INTERFACE
AVCC
AREF PROGRAM COUNTER
INTERFACE
STACK POINTER
TIMERS/ COUNTERS
OSCILLATOR
PROGRAM FLASH
SRAM
INTERNAL OSCILLATOR XTAL1
INSTRUCTION REGISTER
GENERAL PURPOSE REGISTERS
WATCHDOG TIMER
OSCILLATOR
XTAL2 CTRL. TIMING RESET
INSTRUCTION DECODER
CONTROL LINES
INTERRUPT UNIT
INTERNAL CALIBRATED OSCILLATOR
STATUS REGISTER
EEPROM
PROGRAMMING LOGIC
USART
COMP. INTERFACE
PORTB DIGITAL INTERFACE
PORTD DIGITAL INTERFACE
PORTB DRIVERS/BUFFERS
PORTD DRIVERS/BUFFERS
2466BS-09/01
core combines rich instruction with general purpose working registers. registers directly connected Arithmetic Logic Unit (ALU), allowing independent registers accessed single instruction executed clock cycle. resulting architecture more code efficient while achieving throughputs times faster than conventional CISC microcontrollers. ATmega16 provides following features: bytes In-System Programmable Flash with Read-While-Write capabilities, bytes EEPROM, byte SRAM, general-purpose lines, general purpose working registers, JTAG interface Boundary-scan, On-chip Debugging support programming, three flexible timer/counters with compare modes, internal external interrupts, serial programmable USART, byte oriented 2-wire Serial Interface, 8-channel, 10-bit with optional differential input stage with programmable gain (TQFP package only), programmable Watchdog Timer with internal oscillator, serial port, software selectable power saving modes. Idle mode stops while allowing SRAM, timer/counters, port, interrupt system continue functioning. Power-down mode saves register contents freezes oscillator, disabling other chip functions until next interrupt hardware reset. Power-save mode, asynchronous timer continues run, allowing user maintain timer base while rest device sleeping. Noise Reduction Mode stops modules except asynchronous timer ADC, minimize switching noise during conversions. Standby mode, crystal/resonator oscillator running while rest device sleeping. This allows very fast start-up combined with low-power consumption. Extended Standby mode, both main oscillator asynchronous timer continue run. device manufactured using Atmel's high density nonvolatile memory technology. On-chip Flash allows program memory reprogrammed in-system through serial interface, conventional nonvolatile memory programmer, On-chip Boot program running core. boot program interface download application program Application Flash memory. Software Boot Flash section will continue while Application Flash section updated, providing true Read-While-Write operation. combining 8-bit RISC with In-System Self-Programmable Flash monolithic chip, Atmel ATmega16 powerful microcontroller that provides highly-flexible cost-effective solution many embedded control applications. ATmega16 supported with full suite program system development tools including: compilers, macro assemblers, program debugger/simulators, in-circuit emulators, evaluation kits.
Descriptions
Port (PA7.PA0) Digital supply voltage. Ground. Port serves analog inputs Converter. Port also serves 8-bit bi-directional port, Converter used. Port pins provide internal pull-up resistors (selected each bit). Port output buffers have symmetrical drive characteristics with both high sink source capability. When pins used inputs externally pulled low, they will source current internal pull-up resistors activated. Port pins tristated when reset condition becomes active, even clock running.
ATmega16(L)
2466BS-09/01
ATmega16(L)
Port (PB7.PB0) Port 8-bit bi-directional port with internal pull-up resistors (selected each bit). Port output buffers have symmetrical drive characteristics with both high sink source capability. inputs, Port pins that externally pulled will source current pull-up resistors activated. Port pins tristated when reset condition becomes active, even clock running. Port also serves functions various special features ATmega16 listed page Port (PC7.PC0) Port 8-bit bi-directional port with internal pull-up resistors (selected each bit). Port output buffers have symmetrical drive characteristics with both high sink source capability. inputs, Port pins that externally pulled will source current pull-up resistors activated. Port pins tristated when reset condition becomes active, even clock running. JTAG interface enabled, pull-up resistors pins PC5(TDI), PC3(TMS) PC2(TCK) will activated even reset occurs. Port also serves functions JTAG interface other special features ATmega16 listed page Port (PD7.PD0) Port 8-bit bidirectional port with internal pull-up resistors (selected each bit). Port output buffers have symmetrical drive characteristics with both high sink source capability. inputs, Port pins that externally pulled will source current pull-up resistors activated. Port pins tristated when reset condition becomes active, even clock running. Port also serves functions various special features ATmega16 listed page RESET Reset input. level this longer than minimum pulse length will generate reset, even clock running. minimum pulse length given Table page Shorter pulses guaranteed generate reset. Input inverting oscillator amplifier input internal clock operating circuit. Output from inverting oscillator amplifier. This supply voltage Port Converter. should externally connected VCC, even used. used, should connected through low-pass filter. This analog reference Converter.
XTAL1 XTAL2 AVCC
AREF
2466BS-09/01
Register Summary
Address
($5F) ($5E) ($5D) ($5C) ($5B) ($5A) ($59) ($58) ($57) ($56) ($55) ($54) ($53) ($52)
Name
SREG OCR0 GICR GIFR TIMSK TIFR SPMCR TWCR MCUCR MCUCSR TCCR0 TCNT0 OSCCAL OCDR SFIOR TCCR1A TCCR1B TCNT1H TCNT1L OCR1AH OCR1AL OCR1BH OCR1BL ICR1H ICR1L TCCR2 TCNT2 OCR2 ASSR WDTCR UBRRH UCSRC EEARH EEARL EEDR EECR PORTA DDRA PINA PORTB DDRB PINB PORTC DDRC PINC PORTD DDRD PIND SPDR SPSR SPCR UCSRA UCSRB UBRRL ACSR ADMUX ADCSRA ADCH ADCL TWDR
OCIE1A OCF1A RWWSRE TWSTO JTRF COM00
OCIE1B OCF1B BLBSET TWWC ISC11 WDRF WGM01
SP10 TOIE1 TOV1 PGWRT TWEN ISC10 BORF CS02
IVSEL OCIE0 OCF0 PGERS ISC01 EXTRF CS01
IVCE TOIE0 TOV0 SPMEN TWIE ISC00 PORF CS00
Page
109, 109,
Timer/Counter0 Output Compare Register INT1 INTF1 OCIE2 OCF2 SPMIE TWINT FOC0 INT0 INTF0 TOIE2 TOV2 RWWSB TWEA ISC2 WGM00 INT2 INTF2 TICIE1 ICF1 TWSTA COM01
Timer/Counter0 Bits) Oscillator Calibration Register On-Chip Debug Register ADTS2 COM1A1 ICNC1 ADTS1 COM1A0 ICES1 ADTS0 COM1B1 ADHSM COM1B0 WGM13 ACME FOC1A WGM12 FOC1B CS12 PSR2 WGM11 CS11 PSR10 WGM10 CS10
($51)
($50) ($4F) ($4E) ($4D) ($4C) ($4B) ($4A) ($49) ($48) ($47) ($46) ($45) ($44) ($43) ($42) ($41)
53,82,127,192,213
Timer/Counter1 Counter Register High Byte Timer/Counter1 Counter Register Byte Timer/Counter1 Output Compare Register High Byte Timer/Counter1 Output Compare Register Byte Timer/Counter1 Output Compare Register High Byte Timer/Counter1 Output Compare Register Byte Timer/Counter1 Input Capture Register High Byte Timer/Counter1 Input Capture Register Byte FOC2 WGM20 COM21 COM20 WGM21 CS22 CS21 CS20 Timer/Counter2 Bits) Timer/Counter2 Output Compare Register URSEL URSEL UMSEL UPM1 WDTOE UPM0 USBS TCN2UB WDP2 UCSZ1 OCR2UB WDP1 UBRR[11:8] UCSZ0 UCPOL EEAR8 TCR2UB WDP0
($40)
($3F) ($3E) ($3D) ($3C) ($3B) ($3A) ($39) ($38) ($37) ($36) ($35) ($34) ($33) ($32) ($31) ($30) ($2F) ($2E) ($2D) ($2C) ($2B) ($2A) ($29) ($28) ($27) ($26) ($25) ($24) ($23)
EEPROM Address Register Byte EEPROM Data Register PORTA7 DDA7 PINA7 PORTB7 DDB7 PINB7 PORTC7 DDC7 PINC7 PORTD7 DDD7 PIND7 Data Register SPIF SPIE RXCIE REFS1 ADEN WCOL TXCIE ACBG REFS0 ADSC DORD UDRE UDRIE ADLAR ADFR MSTR RXEN MUX4 ADIF CPOL TXEN ACIE MUX3 ADIE CPHA UCSZ2 ACIC MUX2 ADPS2 SPR1 RXB8 ACIS1 MUX1 ADPS1 SPI2X SPR0 MPCM TXB8 ACIS0 MUX0 ADPS0 PORTA6 DDA6 PINA6 PORTB6 DDB6 PINB6 PORTC6 DDC6 PINC6 PORTD6 DDD6 PIND6 PORTA5 DDA5 PINA5 PORTB5 DDB5 PINB5 PORTC5 DDC5 PINC5 PORTD5 DDD5 PIND5 PORTA4 DDA4 PINA4 PORTB4 DDB4 PINB4 PORTC4 DDC4 PINC4 PORTD4 DDD4 PIND4 EERIE PORTA3 DDA3 PINA3 PORTB3 DDB3 PINB3 PORTC3 DDC3 PINC3 PORTD3 DDD3 PIND3 EEMWE PORTA2 DDA2 PINA2 PORTB2 DDB2 PINB2 PORTC2 DDC2 PINC2 PORTD2 DDD2 PIND2 EEWE PORTA1 DDA1 PINA1 PORTB1 DDB1 PINB1 PORTC1 DDC1 PINC1 PORTD1 DDD1 PIND1 EERE PORTA0 DDA0 PINA0 PORTB0 DDB0 PINB0 PORTC0 DDC0 PINC0 PORTD0 DDD0 PIND0
USART Data Register
USART Baud Rate Register Byte
Data Register High Byte Data Register Byte 2-wire Serial Interface Data Register
ATmega16(L)
2466BS-09/01
ATmega16(L)
Register Summary (Continued)
Address
($22) ($21) ($20)
Name
TWAR TWSR TWBR
TWA6 TWS7
TWA5 TWS6
TWA4 TWS5
TWA3 TWS4
TWA2 TWS3
TWA1
TWA0 TWPS1
TWGCE TWPS0
Page
2-wire Serial Interface Rate Register
Notes:
When OCDEN fuse unprogrammed, OSCCAL register always accessed this address. Refer debugger specific documentation details OCDR register. Refer USART description details access UBRRH UCSRC. compatibility with future devices, reserved bits should written zero accessed. Reserved memory addresses should never written. Some status flags cleared writing logical them. Note that instructions will operate bits register, writing back into flag read set, thus clearing flag. instructions work with registers only.
2466BS-09/01
Instruction Summary
Mnemonics
ADIW SUBI SBCI SBIW ANDI MULS MULSU FMUL FMULS FMULSU RJMP IJMP RCALL ICALL CALL RETI CPSE SBRC SBRS SBIC SBIS BRBS BRBC BREQ BRNE BRCS BRCC BRSH BRLO BRMI BRPL BRGE BRLT BRHS BRHC BRTS BRTC BRVS BRVC Rd,Rr Rd,Rr Rd,Rr Rd,K
Operands
Rdl,K Rdl,K Rd,K Rd,K
Description
Registers with Carry Registers Immediate Word Subtract Registers Subtract Constant from Register Subtract with Carry Registers Subtract with Carry Constant from Reg. Subtract Immediate from Word Logical Registers Logical Register Constant Logical Registers Logical Register Constant Exclusive Registers One"s Complement Two"s Complement Bit(s) Register Clear Bit(s) Register Increment Decrement Test Zero Minus Clear Register Register Multiply Unsigned Multiply Signed Multiply Signed with Unsigned Fractional Multiply Unsigned Fractional Multiply Signed Fractional Multiply Signed with Unsigned Relative Jump Indirect Jump Direct Jump Relative Subroutine Call Indirect Call Direct Subroutine Call Subroutine Return Interrupt Return Compare, Skip Equal Compare Compare with Carry Compare Register with Immediate Skip Register Cleared Skip Register Skip Register Cleared Skip Register Branch Status Flag Branch Status Flag Cleared Branch Equal Branch Equal Branch Carry Branch Carry Cleared Branch Same Higher Branch Lower Branch Minus Branch Plus Branch Greater Equal, Signed Branch Less Than Zero, Signed Branch Half Carry Flag Branch Half Carry Flag Cleared Branch Flag Branch Flag Cleared Branch Overflow Flag Branch Overflow Flag Cleared
Operation
Rdh:Rdl Rdh:Rdl Rdh:Rdl Rdh:Rdl ($FF R1:R0 R1:R0 R1:R0
Flags
Z,C,N,V,H Z,C,N,V,H Z,C,N,V,S Z,C,N,V,H Z,C,N,V,H Z,C,N,V,H Z,C,N,V,H Z,C,N,V,S Z,N,V Z,N,V Z,N,V Z,N,V Z,N,V Z,C,N,V Z,C,N,V,H Z,N,V Z,N,V Z,N,V Z,N,V Z,N,V Z,N,V None None None None None None None None None N,V,C,H N,V,C,H N,V,C,H None None None None None None None None None None None None None None None None None None None None None None
#Clocks
1/2/3 1/2/3 1/2/3 1/2/3 1/2/3
ARITHMETIC LOGIC INSTRUCTIONS
R1:R0 R1:R0
STACK STACK (Rr(b)=0) (Rr(b)=1) (P(b)=0) (P(b)=1) (SREG(s) then PCPC+k (SREG(s) then PCPC+k then then then then then then then then then then then then then then then then
R1:R0
BRANCH INSTRUCTIONS
ATmega16(L)
2466BS-09/01
ATmega16(L)
Instruction Summary (Continued)
BRIE BRID MOVW PUSH SWAP BSET BCLR Rd,Y+q Y+q,Rr Z+q,Rr Branch Interrupt Enabled Branch Interrupt Disabled Move Between Registers Copy Register Word Load Immediate Load Indirect Load Indirect Post-Inc. Load Indirect Pre-Dec. Load Indirect Load Indirect Post-Inc. Load Indirect Pre-Dec. Load Indirect with Displacement Load Indirect Load Indirect Post-Inc. Load Indirect Pre-Dec. Load Indirect with Displacement Load Direct from SRAM Store Indirect Store Indirect Post-Inc. Store Indirect Pre-Dec. Store Indirect Store Indirect Post-Inc. Store Indirect Pre-Dec. Store Indirect with Displacement Store Indirect Store Indirect Post-Inc. Store Indirect Pre-Dec. Store Indirect with Displacement Store Direct SRAM Load Program Memory Load Program Memory Load Program Memory Post-Inc Store Program Memory Port Port Push Register Stack Register from Stack Register Clear Register Logical Shift Left Logical Shift Right Rotate Left Through Carry Rotate Right Through Carry Arithmetic Shift Right Swap Nibbles Flag Flag Clear Store from Register load from Register Carry Clear Carry Negative Flag Clear Negative Flag Zero Flag Clear Zero Flag Global Interrupt Enable Global Interrupt Disable Signed Test Flag Clear Signed Test Flag Twos Complement Overflow. then then Rd+1:Rd Rr+1:Rr (X), (Y), (Z), (X)= (X)= (Z), R1:R0 STACK STACK I/O(P,b) I/O(P,b) Rd(n+1) Rd(n), Rd(0) Rd(n) Rd(n+1), Rd(7) Rd(0)C,Rd(n+1) Rd(n),CRd(7) Rd(7)C,Rd(n) Rd(n+1),CRd(0) Rd(n) Rd(n+1), n=0.6 Rd(3.0)Rd(7.4),Rd(7.4)Rd(3.0) SREG(s) SREG(s) Rr(b) Rd(b) None None None None None None None None None None None None None None None None None None None None None None None None None None None None None None None None None None None None None None None Z,C,N,V Z,C,N,V Z,C,N,V Z,C,N,V Z,C,N,V None SREG(s) SREG(s) None DATA TRANSFER INSTRUCTIONS
BIT-TEST INSTRUCTIONS
Clear Twos Complement Overflow SREG Clear SREG Half Carry Flag SREG
2466BS-09/01
Instruction Summary (Continued)
CONTROL INSTRUCTIONS SLEEP BREAK Clear Half Carry Flag SREG Operation Sleep Watchdog Reset Break None None None None
(see specific descr. Sleep function) (see specific descr. WDR/timer) On-Chip Debug Only
ATmega16(L)
2466BS-09/01
ATmega16(L)
Ordering Information
Speed (MHz) Power Supply 5.5V Ordering Code ATmega16L-8AC ATmega16L-8PC ATmega16L-8AI ATmega16L-8PI 5.5V ATmega16-16AC ATmega16-16PC ATmega16-16AI ATmega16-16PI Package 40P6 40P6 40P6 40P6 Operation Range Commercial (0oC 70oC) Industrial (-40oC 85oC) Commercial (0oC 70oC) Industrial (-40oC 85oC)
Package Type 40P6 44-lead, Thin (1.0 Plastic Gull Wing Quad Flat Package (TQFP) 40-pin, 0.600" Wide, Plastic Dual Inline Package (PDIP)
2466BS-09/01
Packaging Information
44-lead, Thin (1.0mm) Plastic Quad Flat Package (TQFP), 10x10mm body, 2.0mm footprint, 0.8mm pitch. Dimension Millimeters (Inches)* JEDEC STANDARD MS-026
12.25(0.482) 11.75(0.462)
0.80(0.0315)
0.45(0.018) 0.30(0.012)
10.10(0.394) 9.90(0.386) 1.20(0.047) 0.20(0.008) 0.09(0.004) 0°~7°
0.75(0.030) 0.45(0.018)
0.15(0.006) 0.05(0.002)
*Controlling dimension: millimetter
REV.
04/11/2001
ATmega16(L)
2466BS-09/01
ATmega16(L)
40P6
40-lead, Plastic Dual Inline Parkage (PDIP), 0.600" wide Demension Millimeters (Inches)* JEDEC STANDARD MS-011 52.71(2.075) 51.94(2.045)
13.97(0.550) 13.46(0.530)
48.26(1.900) 4.83(0.190)MAX SEATING PLANE 3.56(0.140) 3.05(0.120) 2.54(0.100)BSC 1.65(0.065) 1.27(0.050) 15.88(0.625) 15.24(0.600) 0.38(0.015) 0.20(0.008) 17.78(0.700)MAX 0.38(0.015)MIN 0.56(0.022) 0.38(0.015)
*Controlling dimension: Inches
REV. 04/11/2001
2466BS-09/01
Atmel Headquarters
Corporate Headquarters
2325 Orchard Parkway Jose, 95131 (408) 441-0311 (408) 487-2600
Atmel Product Operations
Atmel Colorado Springs
1150 Cheyenne Mtn. Blvd. Colorado Springs, 80906 (719) 576-3300 (719) 540-1759
Europe
Atmel SarL Route Arsenaux Casa Postale CH-1705 Fribourg Switzerland (41) 26-426-5555 (41) 26-426-5500
Atmel Grenoble
Avenue Rochepleine 38521 Saint-Egreve Cedex, France (33) 4-7658-3000 (33) 4-7658-3480
Atmel Heilbronn
Theresienstrasse 3535 D-74025 Heilbronn, Germany (49) (49)
Asia
Atmel Asia, Ltd. Room 1219 Chinachem Golden Plaza Mody Road Tsimhatsui East Kowloon Hong Kong (852) 2721-9778 (852) 2722-1369
Atmel Nantes
Chantrerie 70602 44306 Nantes Cedex France (33) (33)
Japan
Atmel Japan K.K. Tonetsu Shinkawa Bldg. 1-24-8 Shinkawa Chuo-ku, Tokyo 104-0033 Japan (81) 3-3523-3551 (81) 3-3523-7581
Atmel Rousset
Zone Industrielle 13106 Rousset Cedex, France (33) 4-4253-6000 (33) 4-4253-6001
Atmel Smart Card
Scottish Enterprise Technology Park East Kilbride, Scotland (44) 1355-357-000 (44) 1355-242-743
literature@atmel.com
Site
http://www.atmel.com
1-(408) 436-4309
Atmel Corporation 2001. Atmel Corporation makes warranty products, other than those expressly contained Company's standard warranty which detailed Atmel's Terms Conditions located Company's site. Company assumes responsibility errors which appear this document, reserves right change devices specifications detailed herein time without notice, does make commitment update information contained herein. licenses patents other intellectual property Atmel granted Company connection with sale Atmel products, expressly implication. Atmel's products authorized critical components life support devices systems. ATMEL Studio registered trademarks Atmel. Microsoft®, Windows Windows registered trademarks Microsoft Corporation. Other terms product names trademarks others. Printed recycled paper.
2466BS-09/01/xM
Other recent searches
TMC2192 - TMC2192 TMC2192 Datasheet
PC100 - PC100 PC100 Datasheet
HM5212165FTD - HM5212165FTD HM5212165FTD Datasheet
MAATGM0001-DIE - MAATGM0001-DIE MAATGM0001-DIE Datasheet
HCF4009UB - HCF4009UB HCF4009UB Datasheet
AIC1570 - AIC1570 AIC1570 Datasheet
Privacy Policy | Disclaimer
© 2012 Datasheet Archive
