The Datasheet Archive - 100 Million Datasheets from 7500 Manufacturers.    


Datasheet Search Engine   
 
Part # or Description: • 5V RS232 Driver • 2SC5066* • "Real Time Clock" • "USB connector" • "blue led" 5mm • 10 watt zener diode • 2N3055* motorola
 
Search Tip: Try entering the part number only. Include a wildcard (eg. lm317* or 1n4148*)

 

 

SPRS347B MARCH 2007 REVISED NOVEMBER 2007 TMS320C6424 Fixed-Point


Datasheet Thumbnail

   

Download PDF

Top Searches for this datasheet



TMS320C6424 Fixed-Point Digital Signal Processor
SPRS347B MARCH 2007 REVISED NOVEMBER 2007
TMS320C6424 Fixed-Point Digital Signal Processor
Features
High-Performance Digital Signal Processor (C6424) 2.5-, 1.67-ns Instruction Cycle Time 400-, 500-, 600-MHz C64x+Clock Rate Eight 32-Bit C64x+ Instructions/Cycle 3200, 4000, 4800 MIPS Fully Software-Compatible With C64x Commercial Automotive suffix) Grades VelociTI.2Extensions VelociTIAdvanced Very-Long-Instruction-Word (VLIW) TMS320C64x+DSP Core Eight Highly Independent Functional Units With VelociTI.2 Extensions: ALUs (32-/40-Bit), Each Supports Single 32-Bit, Dual 16-Bit, Quad 8-Bit Arithmetic Clock Cycle Multipliers Support Four 16-Bit Multiplies (32-Bit Results) Clock Cycle Eight 8-Bit Multiplies (16-Bit Results) Clock Cycle Load-Store Architecture With Non-Aligned Support 32-Bit General-Purpose Registers Instruction Packing Reduces Code Size Instructions Conditional Additional C64x+Enhancements Protected Mode Operation Exceptions Support Error Detection Program Redirection Hardware Support Modulo Loop Auto-Focus Module Operation C64x+ Instruction Features Byte-Addressable (8-/16-/32-/64-Bit Data) 8-Bit Overflow Protection Bit-Field Extract, Set, Clear Normalization, Saturation, Bit-Counting VelociTI.2 Increased Orthogonality C64x+ Extensions Compact 16-bit Instructions Additional Instructions Support Complex Multiplies C64x+ L1/L2 Memory Architecture 256K-Bit (32K-Byte) Program RAM/Cache [Flexible Allocation] 640K-Bit (80K-Byte) Data RAM/Cache [Flexible Allocation] 1M-Bit (128K-Byte) Unified Mapped RAM/Cache [Flexible Allocation] Endianess: Supports Both Little Endian Endian External Memory Interfaces (EMIFs) 32-Bit DDR2 SDRAM Memory Controller With 256M-Byte Address Space (1.8-V I/O) Supports 333-MHz (data rate) interfaces DDR2-400 SDRAM Asynchronous 16-Bit Wide EMIF (EMIFA) With 128M-Byte Address Reach Flash Memory Interfaces (8-/16-Bit-Wide Data) NAND (8-/16-Bit-Wide Data) Enhanced Direct-Memory-Access (EDMA) Controller Independent Channels) 64-Bit General-Purpose Timers (Each Configurable 32-Bit Timers) 64-Bit Watch Timer UARTs (One with Flow Control) Master/Slave Inter-Integrated Circuit (I2C BusTM) Multichannel Buffered Serial Ports (McBSPs) AC97 Audio Codec Interface Standard Voice Codec Interface (AIC12) Telecom Interfaces ST-Bus, H-100 Channel Mode Multichannel Audio Serial Port (McASP0) Four Serializers SPDIF (DIT) Mode 16-Bit Host-Port Interface (HPI) 32-Bit 33-MHz, 3.3-V Peripheral Component Interconnect (PCI) Master/Slave Interface
Please aware that important notice concerning availability, standard warranty, critical applications Texas Instruments semiconductor products disclaimers thereto appears this document. trademarks property their respective owners.
PRODUCTION DATA information current publication date. Products conform specifications terms Texas Instruments standard warranty. Production processing does necessarily include testing parameters.
Copyright 2007-2007, Texas Instruments Incorporated
TMS320C6424 Fixed-Point Digital Signal Processor
SPRS347B MARCH 2007 REVISED NOVEMBER 2007
10/100 Mb/s Ethernet (EMAC) IEEE 802.3 Compliant Supports Multiple Media Independent Interfaces (MII, RMII) Management Data Input/Output (MDIO) Module VLYNQInterface (FPGA Interface) Three Pulse Width Modulator (PWM) Outputs On-Chip Bootloader Individual Power-Savings Modes Flexible Clock Generators IEEE-1149.1 (JTAGTM) Boundary-Scan-Compatible
General-Purpose (GPIO) Pins (Multiplexed With Other Device Functions) Packages: 361-Pin Pb-Free PBGA Package (ZWT Suffix), 0.8-mm Ball Pitch 376-Pin Plastic Package (ZDU Suffix), 1.0-mm Ball Pitch 0.09-µm/6-Level Metal Process (CMOS) 3.3-V 1.8-V I/O, 1.2-V Internal (-6/-5/-5Q/-5S/-4/-4Q/-4S) 3.3-V 1.8-V I/O, 1.05-V Internal when SYSCLK1 only) Applications: Telecom Audio Industrial Applications
Description
TMS320C64x+DSPs (including TMS320C6424 device) highest-performance fixed-point generation TMS320C6000DSP platform. C6424 device based third-generation high-performance, advanced (VLIW) architecture developed Texas Instruments (TI), making these DSPs excellent choice digital signal processor applications. C64x+devices upward code-compatible from previous devices that part C6000DSP platform. C64xDSPs support added functionality have expanded instruction from previous devices. reference C64x C64x also applies, unless otherwise noted, C64x+ C64x+ CPU, respectively. With performance 4800 million instructions second (MIPS) clock rate MHz, C64x+ core offers solutions high-performance programming challenges. core possesses operational flexibility high-speed controllers numerical capability array processors. C64x+ core processor general-purpose registers 32-bit word length eight highly independent functional units-two multipliers 32-bit result arithmetic logic units (ALUs). eight functional units include instructions accelerate performance telecom, audio, industrial applications. core produce four 16-bit multiply-accumulates (MACs) cycle total 2400 million MACs second (MMACS), eight 8-bit MACs cycle total 4800 MMACS. more details C64x+ DSP, TMS320C64x/C64x+ Instruction Reference Guide (literature number SPRU732). C6424 also application-specific hardware logic, on-chip memory, additional on-chip peripherals similar other C6000 platform devices. C6424 core uses two-level cache-based architecture. Level program memory/cache (L1P) consists 256K-bit memory space that configured mapped memory direct mapped cache, Level data (L1D) consists 640K-bit memory space -384K-bit which mapped memory 256K-bit which configured mapped memory 2-way set-associative cache. Level memory/cache (L2) consists 1M-bit memory space that shared between program data space. memory configured mapped memory, cache, combinations two. peripheral includes: 10/100 Mb/s Ethernet (EMAC) with management data input/output (MDIO) module; 4-bit transmit, 4-bit receive VLYNQ interface; inter-integrated circuit (I2C) interface; multichannel buffered serial ports (McBSPs); multichannel audio serial port (McASP0) with serializers; 64-bit general-purpose timers each configurable independent 32-bit timers; 64-bit watchdog timer; user-configurable 16-bit host-port interface (HPI); 111-pins general-purpose
TMS320C6424 Fixed-Point Digital Signal Processor Submit Documentation Feedback
TMS320C6424 Fixed-Point Digital Signal Processor
SPRS347B MARCH 2007 REVISED NOVEMBER 2007
input/output (GPIO) with programmable interrupt/event generation modes, multiplexed with other peripherals; UARTs with hardware handshaking support UART; pulse width modulator (PWM) peripherals; peripheral component interconnect (PCI) MHz]; glueless external memory interfaces: asynchronous external memory interface (EMIFA) slower memories/peripherals, higher speed synchronous memory interface DDR2. Ethernet Media Access Controller (EMAC) provides efficient interface between C6424 network. C6424 EMAC supports 10Base-T 100Base-TX, Mbits/second (Mbps) Mbps either half- full-duplex mode, with hardware flow control quality service (QOS) support. Management Data Input/Output (MDIO) module continuously polls MDIO addresses order enumerate devices system. VLYNQ ports allow C6424 easily control peripheral devices and/or communicate with host processors. rich peripheral provides ability control external peripheral devices communicate with external processors. details each peripherals, related sections later this document associated peripheral reference guides. C6424 complete development tools. These include compilers, assembly optimizer simplify programming scheduling, Windowsdebugger interface visibility into source code execution.
Submit Documentation Feedback
TMS320C6424 Fixed-Point Digital Signal Processor
TMS320C6424 Fixed-Point Digital Signal Processor
SPRS347B MARCH 2007 REVISED NOVEMBER 2007
Functional Block Diagram
Figure shows functional block diagram C6424 device.
JTAG Interface System Control Input Clock(s) C64x+DSP PLLs/Clock Generator Power/Sleep Controller Multiplexing Data
Boot
Switched Central Resource (SCR)
Peripherals Serial Interfaces System
McASP
McBSP
UART
GeneralPurpose Timer
Watchdog Timer
GPIO
EDMA Program/Data Storage
Connectivity EMAC With MDIO
MHz)
VLYNQ
DDR2 Ctlr (32b)
Async EMIF/ NAND/ (16b)
Figure 1-1. TMS320C6424 Functional Block Diagram
TMS320C6424 Fixed-Point Digital Signal Processor
Submit Documentation Feedback
TMS320C6424 Fixed-Point Digital Signal Processor
SPRS347B MARCH 2007 REVISED NOVEMBER 2007
Contents
TMS320C6424 Fixed-Point Digital Signal Processor
Features Description Functional Block Diagram Electrical Characteristics Over Recommended Ranges Supply Voltage Operating Temperature (Unless Otherwise Noted)
Peripheral Information Electrical Specifications
6.10 6.11 6.12 6.13 6.14 6.15 6.16 6.17 6.18 6.19 6.20 6.21 6.22 Parameter Information Recommended Clock Control Signal Transition Behavior. Power Supplies Enhanced Direct Memory Access (EDMA3) Controller Reset External Clock Input From MXI/CLKIN
Revision History Device Overview
Device Characteristics
C64x+ Megamodule
Terminal Functions Device Support
Memory Summary Assignments
Clock PLLs Interrupts External Memory Interface (EMIF) Universal Asynchronous Receiver/Transmitter (UART) Inter-Integrated Circuit (I2C) Host-Port Interface (HPI) Peripheral Multichannel Buffered Serial Port (McBSP). Multichannel Audio Serial Port (McASP0) Peripheral Ethernet Media Access Controller (EMAC) Management Data Input/Output (MDIO)
Device Development-Support Tool Nomenclature Documentation Support System Module Registers Power Considerations Clock Considerations Boot Sequence Configurations Reset Configurations After Reset Multiplexed Configurations Device Initialization Sequence After Reset Debugging Considerations System Interconnect Block Diagram Absolute Maximum Ratings Over Operating Temperature Range (Unless Otherwise Noted) Recommended Operating Conditions
Device Configurations.
Timers Peripheral Component Interconnect (PCI) Pulse Width Modulator (PWM). VLYNQ General-Purpose Input/Output (GPIO). IEEE 1149.1 JTAG Thermal Data
System Interconnect
Device Operating Conditions.
Mechanical Data.
7.1.1 Thermal Data 7.1.2 Packaging Information.
Submit Documentation Feedback
Contents
TMS320C6424 Fixed-Point Digital Signal Processor
SPRS347B MARCH 2007 REVISED NOVEMBER 2007
Revision History
NOTE: Page numbers previous revisions differ from page numbers current version.
This data manual revision history highlights technical changes made SPRS347A device-specific data manual make SPRS347B revision. Changed C6424 device information Production Data (PD) stage development. Scope: Applicable updates C642x device family, specifically relating TMS320C6424 device, have been incorporated. 1.05 core supply voltage only supported (600 MHz) devices operating SYSCLK1 MHz. C6424 device supports 24-bit Boot (McBSP0 GP[97]) VLYNQ Boot.
Global
Added literature references throughout document. Updated/Changed following DDR2 names: DDR_CLK0 DDR_CLK DDR_CLK0 DDR_CLK DDR_BS[0] DDR_BA[0] DDR_BS[1] DDR_BA[1] DDR_BS[2] DDR_BA[2] Updated/Changed -400, -500, -600 frequency designators from -400, -500, -600 -4Q, -4S, -5Q, -5S, where represents automotive represents automotive (tape reel). Updated/Changed devices that support 1.05 core suppply voltage from 400-MHz (-4) devices only 600-MHz (-6) C6424 device when SYSCLK1 MHz. Updated/Changed temperature range designator from "Extended" "Automotive suffix)". Added memory locations register tables.
Section
Section 1.1: Added "Supports 333-MHz (data rate) interfaces DDR2-400 SDRAM" "32-Bit DDR2 SDRAM Memory Controller With 256M-Byte Address Space (1.8-V I/O)" bullet Deleted "Conforms Specification 2.3" from 32-Bit 33-MHz, 3.3-V Peripheral Component Interconnect (PCI) Master/Slave Interface bullet
Section Section Section
Table 2-1, Characteristics C6424 Processor Updated/Changed Product Status from "PP" "PD" Section 2.7, Device Development-Support Tool Nomenclature: Updated/Changed example part number from "TMX320C6424AZWTA" "TMS320C6424ZWTQ6" Section 2.5, Terminal Functions Table 2-18, Host-Port Interface Terminal Functions: Added "For proper operation, this routed out, must pulled external resistor" HAS/MDIO/AD3/GP[83] description Table 2-10, RESET JTAG Terminal Functions: Added "For proper device operation, oppose this pin" statement description
Section
Section 3.1, System Module Registers Table 3-1, System Module Register Memory Map: Updated/Changed EDMATCCFG register Description from "EDMA Configuration." "EDMA Transfer Controller Default Burst Size Configuration." Section 3.4.1, Boot Modes Table Table 3-5: Updated/Changed BOOTMODE[3:0] 1010 from "Reserved" "VLYNQ Boot" Updated/Changed BOOTMODE[3:0] 1111 from "Reserved" "24-Bit Boot (McBSP0 GP[97])" Figure 4-1, System Interconnect Block Diagram: Updated/Changed "PCI (Master Back-End I/F)" "PCI (DSP Master I/F)" Updated/Changed "PCI (Slave Back-End I/F)" "PCI (DSP Slave I/F)" Section 5.1, Absolute Maximum Ratings Over Operating Temperature Range (Unless Otherwise Noted): Deleted "1.2-V 1.05-V Operation" from Supply Voltage Range
Section 3.4.1
Section
Section
Revision History
Submit Documentation Feedback
TMS320C6424 Fixed-Point Digital Signal Processor
SPRS347B MARCH 2007 REVISED NOVEMBER 2007
Section
Section 5.2, Recommended Operating Conditions: Updated/Changed DVDD Supply voltage, 3.3V (DVDD33) value from "3.14 "2.97 Updated/Changed DVDD Supply voltage, 3.3V (DVDD33) value from "3.46 "3.63 Added "High-level input voltage, MXI/ CLKIN" with value 0.65MXVDD Added "Low-level input voltage, MXI/ CLKIN" with value 0.35MXVDD Added table note CVDD Supply voltage, Core devices) Section 5.3, Electrical Characteristics Over Recommended Ranges Supply Voltage Operating Temperature (Unless Otherwise Noted): Updated/Changed table note from "Measured under following conditions." "Assumes following conditions." Deleted DVDD33 without internal pullup resistor" from Input current [DC] (except capable pins) Updated/Changed DVDD33 without internal resistor value from "±10 "±50 Updated/Changed DVDD33 with internal pullup resistor value from "190 "250 Updated/Changed DVDD33 with internal pulldown resistor value from "-190 "-250 Updated/Changed DVDD33 VSS; internal pull disabled value from "±20 "±50 Updated/Changed CLK_OUT0/PWM2/GPIO[84] value from "8mA" "-8mA" Updated/Changed other peripherals value from "4mA" "-4mA" Updated/Changed ICDD CVDD 1.2V, clock supply current value from "TBD" "524 Updated/Changed ICDD CVDD 1.2V, clock supply current value from "TBD" "460 Updated/Changed ICDD CVDD 1.2V, clock supply current value from "TBD" "392 Updated/Changed ICDD CVDD 1.05V, clock 400MHz supply current value from "TBD" "341 Updated/Changed IDDD clock supply current value from "TBD" Updated/Changed IDDD clock supply current value from "TBD" Updated/Changed IDDD clock supply current value from "TBD" Updated/Changed IDDD 1.8V I/O, CVDD clock supply current value from "TBD" Updated/Changed IDDD 1.8V I/O, CVDD clock supply current value from "TBD" Updated/Changed IDDD 1.8V I/O, CVDD clock supply current value from "TBD" Updated/Changed IDDD 1.8V I/O, CVDD 1.05 clock supply current value from "TBD" Section 6.5.2, Warm Reset (RESET Pin): Updated/Changed step from "The deasserted" "The RESET deasserted" Updated/Changed step from "When deasserted" "When RESET deasserted" Section 6.5.6, Reset Priority: Updated/Changed first paragraph from "The rest request priorities." "The reset request priorities." Section 6.6.1, Clock Input Option Deleted Frequency Stability from Table 6-13
Section
Section 6.5.2
Section 6.5.6 Section 6.6.1
Section 6.7.1
Section 6.7.1, PLL1 PLL2: Table 6-15, PLLC1 Clock Frequency Ranges: Added devices 1.05-V CVDD" "400 MHz" value SYSCLK1 (CLKDIV1 Domain) Updated/Changed PLLOUT values from "400 MHz" "300 MHz" Table 6-7, C6424 EDMA Registers: Updated/Changed following registers "Reserved": QRAE2, QRAE3, DRAE2, DRAEH2, DRAE3, DRAEH3 Section 6.8, Interrupts: Deleted "NMI" from "Also, interrupt controller controls generation exception, NMI, emulation interrupts" sentence Added "The input C64x+ interrupt controller connected internally; therefore, interrupt available."
Section 6.4.2
Section
Submit Documentation Feedback
Revision History
TMS320C6424 Fixed-Point Digital Signal Processor
SPRS347B MARCH 2007 REVISED NOVEMBER 2007
Section 6.9.3
Section 6.9.3, EMIFA Electrical Data/Timing Table 6-24, Timing Requirements Asynchronous Memory Cycles EMIFA Module: Added "NOM" column represent nominal values Updated/Changed tsu(EMDV-EMOEH) value from "TBD" Updated/Changed tsu(EMOEH-EMDIV) value from "TBD" Updated/Changed tsu(EMWAIT-EMOEH) value from TBD" Updated/Changed tsu(EMWAIT-EMWEH) value from TBD" Table 6-25, Switching Characteristics Over Recommended Operating Conditions Asynchronous Memory Cycles EMIFA Module: Added "NOM" column represent nominal values Added "When EMIF will extend strobe period 4,096 cycles." table note Deleted from tc(EMRCYCLE), tw(EMOEL), tc(EMWCYCLE), tw(EMWEL) Updated/Changed values following parameters: td(TURNAROUND) MIN/ from "(TA TBD"/ "(TA 1)*E TBD" "(TA 1)*E" tc(EMRCYCLE) MIN/ from "(RS TBD"/ "(RS TBD" "(RS tsu(EMCSL-EMOEL) MIN/ from "(RS TBD"/ "(RS TBD" "(RS "(RS tsu(EMCSL-EMOEL) MIN/ from "TBD" "blank" "-4"/ th(EMOEH-EMCSH) MIN/ from "(RH TBD"/ "(RH TBD" "(RH "(RH th(EMOEH-EMCSH) MIN/ from "TBD"/ "blank" "-4"/ tsu(EMBAV-EMOEL) MIN/ from "(RS TBD"/ "(RS TBD" "(RS "(RS th(EMOEH-EMBAIV) MIN/ from "(RH TBD"/ "(RH TBD" "(RH "(RH tsu(EMBAV-EMOEL) MIN/ from "(RS TBD"/ "(RS TBD" "(RS "(RS th(EMOEH-EMBAIV) MIN/ from "(RH TBD"/ "(RH TBD" "(RH "(RH tw(EMOEL) MIN/ from "(RST+ TBD"/ "(RST 1)*E TBD" "(RST 1)*E" td(EMWAITH-EMOEH) from TBD" tc(EMWCYCLE) MIN/ from "(RS TBD"/ "(RS TBD" "(WS tsu(EMCSL-EMWEL) MIN/ from "(WS TBD"/ "(WS TBD" "(WS "(WS tsu(EMCSL-EMWEL) MIN/ from "TBD"/ "blank" "-4"/ th(EMWEH-EMCSH) MIN/ from "(WH TBD"/ "(WH TBD" "(WH "(WH th(EMWEH-EMCSH) MIN/ from "TBD"/ "blank" "-4"/ tsu(EMRNW-EMWEL) MIN/ from "(WS TBD"/ "(WS TBD" "(WS "(WS th(EMWEH-EMRNW) MIN/ from "(WH TBD"/ "(WH TBD" "(WH "(WH tsu(EMBAV-EMWEL) MIN/ from "(WS TBD"/ "(WS TBD" "(WS "(WS th(EMWEH-EMBAIV) MIN/ from "(WH TBD"/ "(WH TBD" "(WH "(WH
Revision History
Submit Documentation Feedback
TMS320C6424 Fixed-Point Digital Signal Processor
SPRS347B MARCH 2007 REVISED NOVEMBER 2007
tsu(EMAV-EMWEL) MIN/ from "(WS TBD"/ "(WS TBD" "(WS "(WS th(EMWEH-EMBAIV) MIN/ from "(WH TBD"/ "(WH TBD" "(WH "(WH tw(EMWEL) MIN/ from "(WST TBD"/ "(WST TBD" "(WST td(EMWAITH-EMwEH) from TBD" tsu(EMDV-EMWEL) MIN/ from "(WS TBD"/ "(WS TBD" "(WS "(WS th(EMWEH-EMDIV) MIN/ from "(WH TBD"/ "(WH TBD" "(WH "(WH
Section 6.12.3
Section 6.12.3, Electrical Data/Timing: Table 6-36, Timing Requirements Host-Port Interface Cycles: Deleted parameters 9,10, Updated/Changed parameter from "Hold time, HSTROBE after." "Hold time, HSTROBE high after." Deleted "HPI Read Timing (HAS Used)" figure Deleted "HPI Write Timing (HAS Used)" figure
Section 6.13.2
Section 6.13.2, McBSP Electrical Data/Timing Table 6-40, Timing Requirements McBSP Updated/Changed th(CKRL-FRH) CLKR value from Updated/Changed th(CKRL-DRV) CLKR value from "3.5 Table 6-41, Switching Characteristics Over Recommended Operating Conditions McBSP Updated/Changed tw(CKRX) CLKR/X values from Updated/Changed td(FXH-DXV) value from "-3.9 Updated/Changed td(FXH-DXV) values from "-2.1 ns"to "14.5
Submit Documentation Feedback
Revision History
TMS320C6424 Fixed-Point Digital Signal Processor
SPRS347B MARCH 2007 REVISED NOVEMBER 2007
Section 6.14.1.2
Section 6.14.1.2, McASP0 Peripheral Register Description(s) Table 6-51, McASP0 Control Registers: Updated/Changed Serializer control register (SRCTL0) ADDRESS RANGE from 01B4 C180 01D0 1180. Section 6.14.1.3, McASP0 Electrical Data/Timing Table 6-53, Timing Requirements McASP: Updated/Changed tsu(FRX-CKRX) ACLKR/X value from Updated/Changed tsu(AXR-CKRX) ACLKR/X value from Added ACLKR/X "ext input" "ext output" values th(CKRX-FRX) Added ACLKR/X "ext input" "ext output" values th(CKRX-AXR) Table 6-54, Switching Characteristics Over Recommended Operating Conditions McASP Added ACLKR/X "ext input" "ext output" values td(CKRX-FRX) Added ACLKR/X "ext input" "ext output" values td(CKX-AXRV) Table 6-44, Switching Characteristics Over Recommended Operating Conditions McBSP Master Slave: CLKSTP 10b, CLKXP Updated/Changed td(FXL-CKXH) value from Updated/Changed table note from ".input clock CLKSM ".input clock CLKSM Updated/Changed table note from ".input clock P_clks CLKSM ".input clock 2*P_clks CLKSM Table 6-44, Switching Characteristics Over Recommended Operating Conditions McBSP Master Slave: CLKSTP 11b, CLKXP Updated/Changed td(FXL-CKXH) value from Updated/Changed td(FXL-DXV) values from Updated/Changed table note from ".input clock CLKSM ".input clock CLKSM Updated/Changed table note from ".input clock P_clks CLKSM ".input clock 2*P_clks CLKSM Table 6-44, Switching Characteristics Over Recommended Operating Conditions McBSP Master Slave: CLKSTP 10b, CLKXP Updated/Changed td(FXL-CKXL) values from Updated/Changed table note from ".input clock CLKSM ".input clock CLKSM Updated/Changed table note from ".input clock P_clks CLKSM ".input clock 2*P_clks CLKSM Table 6-44, Switching Characteristics Over Recommended Operating Conditions McBSP Master Slave: CLKSTP 11b, CLKXP Updated/Changed td(FXL-CKXL) values from Updated/Changed table note from ".input clock CLKSM ".input clock CLKSM Updated/Changed table note from ".input clock P_clks CLKSM ".input clock 2*P_clks CLKSM
Section 6.15.3
Section 6.15.3.2, EMAC RMII Electrical Data/Timing: Table 6-63, Updated/Changed title from "Timing Requirements RMREFCLK Operation" "Timing Requirements RMREFCLK RMII Operation" Table 6-63, Timing Requirements RMREFCLK RMII Operation Updated/Changed tc(RMREFCLK) value from "TBD" Updated/Changed tt(RMREFCLK) value from "TBD" Table 6-64, Timing Requirements EMAC RMII Receive 10/100 Mbit/s: Updated/Changed tsu(RMRXD-REFCLKH) value from "TBD" Updated/Changed th(REFCLKH-RMRXD) value from "TBD" Table 6-65, Switching Characteristics Over Recommended Operating Conditions EMAC RMII Transmit 10/100 Mbit/s: Updated/Changed td(REFCLKH-MTXD) value from "TBD" "2.2 Updated/Changed td(REFCLKH-MTXD) value from "TBD" "15.5
Revision History
Submit Documentation Feedback
TMS320C6424 Fixed-Point Digital Signal Processor
SPRS347B MARCH 2007 REVISED NOVEMBER 2007
Section 6.20.2
Table 6-85, Switching Characteristics Over Recommended Operating Conditions Transmit Data VLYNQ Module: Updated/Changed td(VCLKH-TXDV) value from "8.5 Table 6-86, Timing Requirements Receive Data VLYNQ Module: Updated/Changed th(VCLKH-RXDV) value from "3ns" Table 6-87, Data Flop Hold/Setup Timing Constraints: Added "Typical Values" title Updated/Changed HOLD SETUP values follows: Data Flop HOLD from "0.6" "1.3"; SETUP from "2.5" "0.9" Data Flop 1:SETUP from "2.25" "0.7" Data Flop HOLD from "1.9" "1.5"; SETUP from "-0.4" Data Flop HOLD from "1.6"; SETUP from "1.75" "-0.6" Data Flop HOLD from "2.5" "1.8"; SETUP from "1.5" "-0.8" Data Flop HOLD from "2.0"; SETUP from "1.25" "-1.0" Data Flop HOLD from "3.5" "2.2"; SETUP from "-1.1" Data Flop HOLD from "2.4"; SETUP from "0.75" "-1.2"
Section 6.22.1
Table 6-92, JTAG (JTAGID) Register Selection Descriptions: Updated/Changed VARIANT field DESCRIPTION
Submit Documentation Feedback
Revision History
TMS320C6424 Fixed-Point Digital Signal Processor
SPRS347B MARCH 2007 REVISED NOVEMBER 2007
Device Overview
Device Characteristics
Table 2-1, provides overview TMS320C6424 DSP. tables show significant features C6424 device, including capacity on-chip RAM, peripherals, frequency, package type with count. Table 2-1. Characteristics C6424 Processor
HARDWARE FEATURES DDR2 Memory Controller Asynchronous EMIF [EMIFA] EDMA3 Timers Peripherals peripherals pins available same time (for more detail, Device Configuration section). UARTs McBSPs McASP 10/100 Ethernet (EMAC) with Management Data Input/Output (MDIO) VLYNQ General-Purpose Input/Output Port (GPIO) (16-bit) (32-bit), [33-MHz] Size (Bytes) On-Chip Memory C6424 (16-/32-bit width) [1.8 I/O] Asynchronous (8-/16-bit width), RAM, Flash, (NOR NAND) independent channels, QDMA channels) 64-bit General Purpose (configurable 64-bit 32-bit) 64-bit Watch (one with flow control) (Master/Slave) Serializers) pins outputs 240KB RAM, 64KB 32K-Byte (32KB) Program (L1P) RAM/Cache (Cache 32KB) 80KB Data (L1D) RAM/Cache (Cache 32KB) 128KB Unified Mapped RAM/Cache (L2) 64KB Boot theTMS320C6424/21 Digital Signal Processor (DSP) [Silicon Revisions 1.0] Silicon Errata (literature number SPRZ252). Section 6.22.1, JTAG (JTAGID) Register Description(s) 400, 500, (-4/-4Q/-4S) (-5/-5Q/-5S) 1.67 (-6) (-6, -5Q, -5S, -4Q, -4S) 1.05 when SYSCLK1 only) (Bypass), 361-Pin (ZWT) 376-Pin (ZDU) 0.09
Organization
MegaModule JTAG BSDL_ID Frequency Cycle Time
Revision Register (MM_REVID.[15:0]) (address location: 0x0181 2000) Control Status Register (CSR.[31:16]) JTAGID register (address location: 0x01C4 0028)
Voltage
Core
Options Package(s) Process Technology
MXI/CLKIN frequency multiplier (15-30 reference) pitch pitch
Device Overview
Submit Documentation Feedback
TMS320C6424 Fixed-Point Digital Signal Processor
SPRS347B MARCH 2007 REVISED NOVEMBER 2007
Table 2-1. Characteristics C6424 Processor (continued)
HARDWARE FEATURES Product Status
C6424
Product Preview (PP), Advance Information (AI), Production Data (PD)
PRODUCT PREVIEW information concerns experimental products (designated TMX) that formative design phase development. Characteristic data other specifications design goals. Texas Instruments reserves right change discontinue these products without notice.
C64x+ Megamodule
C64x+ Megamodule (Figure 2-1) consists following components: TMS320C64x+ Internal memory controllers: Level-1 program memory controller (L1P controller) Level-1 data memory controller (L1D controller) Level-2 unified memory controller controller) External memory controller (EMC) Internal direct memory access (IDMA) controller Internal peripherals Interrupt controller (INTC) Power-down controller (PDC) following C64x+ Megamodule standard features supported C6424 device: Memory Protection Power-down internal memories (L1P, L1D, more detailed information C64x+ Megamodule, TMS320C64x+ Megamodule Reference Guide (literature number SPRU871).
Submit Documentation Feedback
Device Overview
TMS320C6424 Fixed-Point Digital Signal Processor
SPRS347B MARCH 2007 REVISED NOVEMBER 2007
RAM/ Cache
RAM/ Cache
256b
256b
256b
Cache Control Memory Protect Bandwidth Mgmt 256b
256b 256b
Cache Control Memory Protect Bandwidth Mgmt
256b Instruction Fetch C64x+ Register File Register File
128b 256b
Power Down Interrupt Controller
128b
128b
Bandwidth Mgmt Memory Protect Cache Control 256b MDMA
IDMA
Chip Registers
SDMA
RAM/ Cache
System Infrastrusture
Figure 2-1. TMS320C64x+ Megamodule Block Diagram
Device Overview
Submit Documentation Feedback
TMS320C6424 Fixed-Point Digital Signal Processor
SPRS347B MARCH 2007 REVISED NOVEMBER 2007
2.2.1
(DSP Core) Description
C64x+ Central Processing Unit (CPU) consists eight functional units, register files, data paths shown Figure 2-2. general-purpose register files each contain 32-bit registers total registers. general-purpose registers used data data address pointers. data types supported include packed 8-bit data, packed 16-bit data, 32-bit data, 40-bit data, 64-bit data. Values larger than bits, such 40-bit-long 64-bit-long values stored register pairs, with LSBs data placed even register remaining MSBs next upper register (which always odd-numbered register). eight functional units (.M1, .L1, .D1, .S1, .M2, .L2, .D2, .S2) each capable executing instruction every clock cycle. functional units perform multiply operations. units perform general arithmetic, logical, branch functions. units primarily load data from memory register file store results from register file into memory. C64x+ extends performance C64x core through enhancements features. Each C64x+ unit perform following each clock cycle: multiply, multiply, multiplies, multiplies, multiplies with add/subtract capabilities, four multiplies, four multiplies with operations, four multiplies with add/subtract capabilities (including complex multiply). There also support Galois field multiplication 8-bit 32-bit data. Many communications algorithms such FFTs modems require complex multiplication. complex multiply (CMPY) instruction takes 16-bit inputs produces 32-bit real 32-bit imaginary output. There also complex multiplies with rounding capability that produces 32-bit packed output that contain 16-bit real 16-bit imaginary values. multiply instructions provide extended precision necessary audio other high-precision algorithms variety signed unsigned 32-bit data types. (Arithmetic Logic Unit) incorporates ability parallel add/subtract operations pair common inputs. Versions this instruction exist work 32-bit data pairs 16-bit data performing dual 16-bit subtracts parallel. There also saturated forms these instructions. C64x+ core enhances unit several ways. C64x core, dual 16-bit MIN2 MAX2 comparisons were only available units. C64x+ core they also available unit which increases performance algorithms that searching sorting. Finally, increase data packing unpacking throughput, unit allows sustained high performance quad 8-bit/16-bit dual 16-bit instructions. Unpack instructions prepare 8-bit data parallel 16-bit operations. Pack instructions return parallel results output precision including saturation support. Other features include: SPLOOP small instruction buffer that aids creation software pipelining loops where multiple iterations loop executed parallel. SPLOOP buffer reduces code size associated with software pipelining. Furthermore, loops SPLOOP buffer fully interruptible. Compact Instructions native instruction size C6000 devices bits. Many common instructions such MPY, AND, ADD, expressed bits C64x+ compiler restrict code certain registers register file. This compression performed code generation tools.
Submit Documentation Feedback
Device Overview
TMS320C6424 Fixed-Point Digital Signal Processor
SPRS347B MARCH 2007 REVISED NOVEMBER 2007
Instruction Enhancement noted above, there instructions such 32-bit multiplications, complex multiplications, packing, sorting, manipulation, 32-bit Galois field multiplication. Exceptions Handling Intended programmer isolating bugs. C64x+ able detect respond exceptions, both from internally detected sources (such illegal op-codes) from system events (such watchdog time expiration). Privilege Defines user supervisor modes operation, allowing operating system give basic level protection sensitive resources. Local memory divided into multiple pages, each with read, write, execute permissions. Time-Stamp Counter Primarily targeted Real-Time Operating System (RTOS) robustness, free-running time-stamp counter implemented which sensitive system stalls.
more details C64x+ enhancements over C64x architecture, following documents: TMS320C64x/C64x+ Instruction Reference Guide (literature number SPRU732) TMS320C64x+ Megamodule Reference Guide (literature number SPRU871) TMS320C64x TMS320C64x+ Migration Guide Application Report (literature number SPRAA84) TMS320C64x+ Cache User's Guide (literature number SPRU862)
Device Overview
Submit Documentation Feedback
src1
src2
even ST1b ST1a
long
long even src1 src2
Data path
dst2 dst1 src1 src2
LD1b LD1a
src1 src2
src2
src1
LD2a LD2b
src2 src1 dst2 dst1
src2 src1
Data path
even long ST2a ST2b
long even src2
src1
unit, dst2 MSB. unit, dst1 LSB. C64x unit, src2 bits; C64x+ unit, src2 bits. units, connects register files even connects even register files.
Figure 2-2. TMS320C64x+CPU (DSP Core) Data Paths
Submit Documentation Feedback
TMS320C6424 Fixed-Point Digital Signal Processor
SPRS347B MARCH 2007 REVISED NOVEMBER 2007
Even register file (A0, A4.A30) register file (A1, A5.A31)
register file (B1, B5.B31) Even register file (B0, B4.B30)
Control Register
Device Overview
TMS320C6424 Fixed-Point Digital Signal Processor
SPRS347B MARCH 2007 REVISED NOVEMBER 2007
2.2.2
C64x+ Memory Architecture
C64x+ Megamodule implements two-level internal cache-based memory architecture with external memory support. Level Program memory/cache (L1P) consists memory space that configured mapped memory direct mapped cache. Level Data memory/cache (L1D) consists KB-48 which mapped memory which configured mapped memory 2-way associated cache. Level memory/cache (L2) consists memory space that shared between program data space. memory configured mapped memory, cache, combination both. Table shows memory C64x+ cache register device. Figure 2-3, shows diagram C64x+ Cache Memory Architecture. Table 2-2. C64x+ Cache Registers
ADDRESS RANGE 0x0184 0000 0x0184 0020 0x0184 0024 0x0184 0040 0x0184 0044 0x0184 0048 0x0184 0FFC 0x0184 1000 0x0184 1004 0x0184 1FFC 0x0184 2000 0x0184 2004 0x0184 2008 0x0184 200C 0x0184 2010 0x0184 3FFF 0x0184 4000 0x0184 4004 0x0184 4010 0x0184 4014 0x0184 4018 0x0184 401C 0x0184 4020 0x0184 4024 0x0184 4030 0x0184 4034 0x0184 4038 0x0184 4040 0x0184 4044 0x0184 4048 0x0184 404C 0x0184 4050 0x0184 4FFF 0x0184 5000 0x0184 5004 0x0184 5008 0x0184 500C 0x0184 5027 0x0184 5028
REGISTER ACRONYM L2CFG L1PCFG L1PCC L1DCFG L1DCC EDMAWEIGHT L2ALLOC0 L2ALLOC1 L2ALLOC2 L2ALLOC3 L2WBAR L2WWC L2WIBAR L2WIWC L2IBAR L2IWC L1PIBAR L1PIWC L1DWIBAR L1DWIWC L1DWBAR L1DWWC L1DIBAR L1DIWC L2WB L2WBINV L2INV L1PINV
DESCRIPTION Cache configuration register Size Cache configuration register (see Section 2.2.2.1, Configuration Register (L1PCFG) Description) Freeze Mode Cache configuration register Size Cache configuration register (see Section 2.2.2.2, Configuration Register (L1DCFG) Description) Freeze Mode Cache configuration register Reserved EDMA access control register Reserved allocation register allocation register allocation register allocation register Reserved writeback base address register writeback word count register writeback invalidate base address register writeback invalidate word count register invalidate base address register invalidate word count register invalidate base address register invalidate word count register writeback invalidate base address register writeback invalidate word count register Reserved Block Writeback Block Writeback invalidate base address register invalidate word count register Reserved writeback register writeback invalidate register Global Invalidate without writeback Reserved Global Invalidate
Device Overview
Submit Documentation Feedback
TMS320C6424 Fixed-Point Digital Signal Processor
SPRS347B MARCH 2007 REVISED NOVEMBER 2007
Table 2-2. C64x+ Cache Registers (continued)
ADDRESS RANGE 0x0184 502C 0x0184 5039 0x0184 5040 0x0184 5044 0x0184 5048 0x0184 8000 0x0184 80BC 0x0184 80C0 0x0184 80FC 0x0184 8100 0x0184 8104 0x0184 8108 0x0184 8124 0x0184 8128 0x0184 812C 0x0184 8130 0x0184 813C 0x0184 8140- 0x0184 81FC 0x0184 8200 0x0184 823C 0x0184 8240 0x0184 83FC REGISTER ACRONYM L1DWB L1DWBINV L1DINV MAR0 MAR47 MAR48 MAR63 MAR64 MAR65 MAR66 MAR73 MAR74 MAR75 MAR76 MAR79 MAR80 MAR127 MAR128 MAR143 MAR144 MAR255 Reserved Global Writeback Global Writeback with Invalidate Global Invalidate without writeback Reserved (corresponds byte address 0x0000 0000 0x2FFF FFFF) Memory Attribute Registers Data (corresponds byte address 0x3000 0000 0x3FFF FFFF) Reserved (corresponds byte address 0x4000 0000 0x41FF FFFF) Memory Attribute Registers EMIFA (corresponds byte address 0x4200 0000 0x49FF FFFF) Reserved (corresponds byte address 0x4A00 0000 0x4BFF FFFF) Memory Attribute Registers VLYNQ (corresponds byte address 0x4C00 0000 0x4FFF FFFF) Reserved (corresponds byte address 0x5000 0000 0x7FFF FFFF) Memory Attribute Registers DDR2 (corresponds byte address 0x8000 0000 0x8FFF FFFF) Reserved (corresponds byte address 0x9000 0000 0xFFFF FFFF) DESCRIPTION
Submit Documentation Feedback
Device Overview
TMS320C6424 Fixed-Point Digital Signal Processor
SPRS347B MARCH 2007 REVISED NOVEMBER 2007
C64x+ Fetch Path Data Path
SRAM Program
Cache
SRAM Data
Cache
Write Buffer
SRAM
Cache
Unified Data/Program Memory
External Memory
Legend: Addressable Memory Cache Memory Data Paths Managed Cache Controller
Figure 2-3. C64x+ Cache Memory Architecture
Device Overview
Submit Documentation Feedback
TMS320C6424 Fixed-Point Digital Signal Processor
SPRS347B MARCH 2007 REVISED NOVEMBER 2007
divided into regions-denoted Region Region This architecture C6424: Region 0K-Byte Memory Region 32K-Byte Memory Region configured mapped memory cache wait state latency. This region shown "L1P RAM/Cache" Table 2-5, Memory Summary. C6424 does support memory protection L1P.
divided into regions-denoted Region Region This architecture C6424: Region 48K-Byte Memory This region shown "L1D RAM" Table 2-5, Memory Summary. Region 32K-Byte Memory Region configured mapped memory cache. This region shown "L1D RAM/Cache" Table 2-5, Memory Summary. C6424 does support memory protection L1D.
memory implements separate memory ports. This architecture C6424: Port This port shown RAM/Cache" Table 2-5, Memory Summary. Banking Scheme: 128-bit banks Latency: cycle wait state) Port This port shown "Boot ROM" Table 2-5, Memory Summary. Banking Scheme: 256-bit bank Latency: cycle wait state) C6424 does support memory protection
more detailed information about C64x+ Cache Memory Architecture, TMS320C64x+ Cache User's Guide (literature number SPRU862) TMS320C64x+ Megamodule Reference Guide (literature number SPRU871). 2.2.2.1 Configuration Register (L1PCFG) Description Configuration Register (L1PCFG) controls/defines size cache. C6424, L1PCFG register device-specific varies from what shown TMS320C64x+ Megamodule Reference Guide (literature number SPRU871). format field descriptions L1PCFG register C6424 shown Figure Table 2-3, respectively.
Submit Documentation Feedback
Device Overview
TMS320C6424 Fixed-Point Digital Signal Processor
SPRS347B MARCH 2007 REVISED NOVEMBER 2007
RESERVED R-0000 0000 0000 0000
RESERVED 0000 0000 0000
L1PMODE R/W-111 (7h)
LEGEND: Read/Write; Read only; value after reset.
Figure 2-4. L1PCFG Register
Table 2-3. L1PCFG Register Description
31:3 Field Name RESERVED Reserved. Read-only, writes have effect. L1PMODE select. [0h] [1h] [2h] [3h] [4h] [5h] [6h] [7h] Cache Disabled 16KB 32KB 32KB 32KB 32KB [default]. Description
L1PMODE
2.2.2.2 Configuration Register (L1DCFG) Description Configuration Register (L1DCFG) controls/defines size cache. C6424, L1DCFG register device-specific varies from what shown TMS320C64x+ Megamodule Reference Guide (literature number SPRU871). format field descriptions L1DCFG register C6424 shown Figure Table 2-4, respectively.
RESERVED R-0000 0000 0000 0000
RESERVED 0000 0000 0000
L1DMODE R/W-111 (7h)
LEGEND: Read/Write; Read only; value after reset.
Figure 2-5. L1DCFG Register
Device Overview
Submit Documentation Feedback
TMS320C6424 Fixed-Point Digital Signal Processor
SPRS347B MARCH 2007 REVISED NOVEMBER 2007
Table 2-4. L1DCFG Register Description
31:3 Field Name RESERVED Reserved. Read-only, writes have effect. L1DMODE select. [0h] [1h] [2h] [3h] [4h] [5h] [6h] [7h] Cache Disabled 16KB 32KB 32KB 32KB 32KB [default]. Description
L1DMODE
Submit Documentation Feedback
Device Overview
TMS320C6424 Fixed-Point Digital Signal Processor
SPRS347B MARCH 2007 REVISED NOVEMBER 2007
Memory Summary
Table shows memory address ranges device. Table depicts expanded Configuration Space (0x0180 0000 through 0x0FFF FFFF). device multiple on-chip memories associated with processors various subsystems. help simplify software development unified memory used where possible maintain consistent view device resources across masters. Table 2-5. Memory Summary
START ADDRESS 0x0000 0000 0x0010 0000 0x0011 0000 0x0080 0000 0x0082 0000 0x00E0 8000 0x00E1 0000 0x00F0 4000 0x00F1 0000 0x00F1 8000 0x0180 0000 0x01C0 0000 0x0200 0000 0x1010 0000 0x1011 0000 0x1080 0000 0x1082 0000 0x10E0 8000 0x10E1 0000 0x10F0 4000 0x10F1 0000 0x10F1 8000 0x1100 0000 0x2000 0000 0x2000 8000 0x3000 0000 0x4000 0000 0x4200 0000 0x4400 0000 0x4600 0000 0x4800 0000 0x4A00 0000 0x4C00 0000 0x5000 0000 0x8000 0000 0x9000 0000 ADDRESS 0x000F FFFF 0x0010 FFFF 0x007F FFFF 0x0081 FFFF 0x00E0 7FFF 0x00E0 FFFF 0x00F0 3FFF 0x00F0 FFFF 0x00F1 7FFF 0x017F FFFF 0x01BF FFFF 0x01FF FFFF 0x100F FFFF 0x1010 FFFF 0x107F FFFF 0x1081 FFFF 0x10E0 7FFF 0x10E0 FFFF 0x10F0 3FFF 0x10F0 FFFF 0x10F1 7FFF 0x10FF FFFF 0x1FFF FFFF 0x2000 7FFF 0x2FFF FFFF 0x3FFF FFFF 0x41FF FFFF 0x43FF FFFF 0x45FF FFFF 0x47FF FFFF 0x49FF FFFF 0x4BFF FFFF 0x4FFF FFFF 0x7FFF FFFF 0x8FFF FFFF 0xFFFF FFFF 7M-64K 128K 6048K 976K 9120K 225M 7M-48K 128K 6048K 976K 1M-96K 240M 256M-32K 256M 768M 256M 1792M SIZE (Bytes) C64x+ MEMORY Reserved Boot Reserved RAM/Cache Reserved RAM/Cache Reserved RAM/Cache Reserved Space Peripherals Reserved Boot Reserved RAM/Cache Reserved RAM/Cache Reserved RAM/Cache Reserved Reserved DDR2 Control Regs Reserved Data Reserved EMIFA Data (CS2) EMIFA Data (CS3) EMIFA Data (CS4)
EDMA PERIPHERAL MEMORY
MEMORY
Reserved
Reserved
Peripherals
Peripherals
Reserved
Reserved
RAM/Cache Reserved RAM/Cache Reserved RAM/Cache Reserved Reserved DDR2 Control Regs Reserved Data Reserved EMIFA Data (CS2) EMIFA Data (CS3) EMIFA Data (CS4) EMIFA Data (CS5) Reserved VLYNQ (Remote Data) Reserved DDR2 Memory Controller Reserved
RAM/Cache Reserved RAM/Cache Reserved RAM/Cache Reserved Reserved DDR2 Control Regs
Reserved
EMIFA Data (CS5) Reserved VLYNQ (Remote Data) Reserved DDR2 Memory Controller Reserved
DDR2 Memory Controller Reserved
boot modes that default DSPBOOTADDR 0x0010 0000 (i.e., boot modes except EMIFA Direct Boot, BOOTMODE[3:0] 0100, FASTBOOT bootloader code disables C64x+ cache (L2, L1P, L1D) that upon exit from bootloader code, C64x+ memories configured (L2CFG.L2MODE L1PCFG.L1PMODE L1DCFG.L1DMODE 0h). cache required, application code must explicitly enable cache. more information boot modes, Section 3.4.1, Boot Modes. more information bootloader, Using TMS320C642x Bootloader Application Report (literature number SPRAAK5). EMIFA Direct Boot (BOOTMODE[3:0] 0100, FASTBOOT bootloader executed-that RAM/Cache defaults (L2CFG.L2MODE 0h); RAM/Cache defaults cache (L1PCFG.L1PMODE 7h); RAM/Cache defaults cache (L1DCFG.L1DMODE 7h). EMIFA functionally supported C6424 device, therefore, pinned out.
Device Overview
Submit Documentation Feedback
TMS320C6424 Fixed-Point Digital Signal Processor
SPRS347B MARCH 2007 REVISED NOVEMBER 2007
Table 2-6. Configuration Memory Summary
START ADDRESS 0x0180 0000 0x0181 0000 0x0181 1000 0x0181 2000 0x0182 0000 0x0183 0000 0x0184 0000 0x0185 0000 0x0188 0000 0x01BC 0000 0x01BC 0100 0x01BC 0400 0x01C0 0000 0x01C1 0000 0x01C1 0400 0x01C1 0800 0x01C1 0C00 0x01C1 A000 0x01C1 A800 0x01C2 0000 0x01C2 0400 0x01C2 0800 0x01C2 1000 0x01C2 1400 0x01C2 1800 0x01C2 1C00 0x01C2 2000 0x01C2 2400 0x01C2 2800 0x01C2 2C00 0x01C4 0000 0x01C4 0800 0x01C4 0C00 0x01C4 1000 0x01C4 2000 0x01C6 7000 0x01C6 7800 0x01C6 8000 0x01C8 0000 0x01C8 1000 0x01C8 2000 0x01C8 4000 0x01C8 4800 0x01D0 0000 0x01D0 0800 ADDRESS 0x0180 FFFF 0x0181 0FFF 0x0181 1FFF 0x0181 2FFF 0x0182 FFFF 0x0183 FFFF 0x0184 FFFF 0x0187 FFFF 0x01BB FFFF 0x01BC 00FF 0x01BC 01FF 0x01BF FFFF 0x01C0 FFFF 0x01C1 03FF 0x01C1 07FF 0x01C1 0BFF 0x01C1 9FFF 0x01C1 A7FF 0x01C1 FFFF 0x01C2 03FF 0x01C2 07FF 0x01C2 0FFF 0x01C2 13FF 0x01C2 17FF 0x01C2 1BFF 0x01C2 1FFF 0x01C2 23FF 0x01C2 27FF 0x01C2 2BFF 0x01C3 FFFF 0x01C4 07FF 0x01C4 0BFF 0x01C4 0FFF 0x01C4 1FFF 0x01C6 6FFF 0x01C6 77FF 0x01C6 7FFF 0x01C7 FFFF 0x01C8 0FFF 0x01C8 1FFF 0x01C8 3FFF 0x01C8 47FF 0x01CF FFFF 0x01D0 07FF 0x01D0 0FFF SIZE (Bytes) 192K 3328K 255K 117K 148K 494K C64x+ C64x+ Interrupt Controller C64x+ Powerdown Controller C64x+ Security C64x+ Revision C64x+ Reserved C64x+ Memory System Reserved Reserved Reserved Manager Trace Reserved EDMA EDMA EDMA EDMA Reserved Control Register Reserved UART0 UART1 Reserved Timer0 Timer1 Timer2 (Watchdog) PWM0 PWM1 PWM2 Reserved System Module Controller Controller Power Sleep Controller Reserved GPIO Reserved EMAC Control Registers EMAC Control Module Registers EMAC Control Module MDIO Control Registers Reserved McBSP0 McBSP1
Access certain registers when there active clock hang device. more information, TMS320C642x Peripheral Component Interconnect (PCI) Reference Guide (literature number SPRUEN3). Device Overview
Submit Documentation Feedback
TMS320C6424 Fixed-Point Digital Signal Processor
SPRS347B MARCH 2007 REVISED NOVEMBER 2007
Table 2-6. Configuration Memory Summary (continued)
START ADDRESS 0x01D0 1000 0x01D0 1400 0x01D0 1800 0x01E0 0000 0x01E0 1000 0x01E0 2000 ADDRESS 0x01D0 13FF 0x01D0 17FF 0x01DF FFFF 0x01E0 0FFF 0x01E0 1FFF 0x0FFF FFFF SIZE (Bytes) 1018K 226M-8K C64x+ McASP0 Control McASP0 Data Reserved EMIFA Control VLYNQ Control Registers Reserved
Device Overview
Submit Documentation Feedback
TMS320C6424 Fixed-Point Digital Signal Processor
SPRS347B MARCH 2007 REVISED NOVEMBER 2007
Assignments
Extensive multiplexing used accommodate largest number peripheral functions smallest possible package. multiplexing controlled using combination hardware configuration device reset software programmable register settings. more information muxing, Section 3.7, Multiplexed Configurations this document.
2.4.1
(Bottom View)
Figure through Figure show bottom view package assignments four quadrants Figure 2-10 through Figure 2-13 show bottom view package assignments four quadrants
DDR_D[7]
DDR_D[9]
DDR_D[12]
DDR_D[14]
DDR_CLK
DDR_CLK
DDR_A[12]
DDR_A[11]
DVDDR2
DDR_D[4]
DDR_D[6]
DDR_D[8]
DDR_D[11]
DDR_D[13]
DDR_D[15]
DDR_CKE
DDR_BA[1]
DDR_A[8]
DDR_D[2]
DDR_D[3]
DDR_D[5]
DDR_DQS[0]
DDR_D[10]
DDR_DQS[1]
DDR_RAS
DDR_BA[0]
DDR_BA[2]
DDR_A[10]
DDR_D[0]
DDR_D[1]
PCIEN
DDR_DQM[0]
DVDDR2
DDR_DQM[1]
DDR_CAS
DDR_WE
DDR_CS
DDR_ZN
TRST
DVDDR2
DVDDR2
DVDDR2
DVDDR2
DVDD33
EMU0
DVDDR2
DVDDR2
DVDDR2
EMU1
RESETOUT
DVDD33
CVDD
CVDD
CLKOUT0/ PWM2/ GP[84]
RESET
DVDD33
CVDD
CVDD
UCTS0/ GP[87]
URXD0/ GP[85]
URTS0/ PWM0/ GP[88]
TINP1L/ URXD1/ GP[56] RSV3 DVDD33 CVDD CVDD
CLKS1/ TINP0L/ GP[98]
TOUT1L/ UTXD0/ GP[86] UTXD1/ GP[55] RSV2 CVDD CVDD
Figure 2-6. [Quadrant
Submit Documentation Feedback Device Overview
TMS320C6424 Fixed-Point Digital Signal Processor
SPRS347B MARCH 2007 REVISED NOVEMBER 2007
DDR_A[6]
DDR_A[5]
DDR_A[0]
DDR_D[16]
DDR_D[18]
DDR_D[21]
DDR_D[27]
DVDDR2
DVDDR2
DDR_A[7]
DDR_A[4]
DDR_A[2]
DDR_D[17]
DDR_D[19]
DDR_D[22]
DDR_D[24]
DDR_D[29]
DDR_A[9]
DDR_A[3]
DDR_A[1]
DDR_DQS[2]
DDR_D[20]
DDR_DQS[3]
DDR_D[25]
DDR_D[28]
DDR_D[30]
DDR_ZP
DDR_VDDDLL
DDR_VSSDLL
DDR_DQM[2]
DDR_VREF
DDR_DQM[3]
DDR_D[23]
DDR_D[26]
DDR_D[31]
DVDDR2
RSV5
DVDDR2
DVDDR2
DVDDR2
DVDDR2
RSV14
RSV11
RSV12
RSV8
RSV7
CVDD
RSV13
RSV15
RSV10
RSV9
RSV6
CVDD
CVDD
DVDD33
CVDD
DVDDR2
RSV4
PLLPWR18
MXVDD
CVDD
CVDD
DVDD33
DVDD33
MXVSS
MXI/ CLKIN
Figure 2-7. [Quadrant
Device Overview
Submit Documentation Feedback
TMS320C6424 Fixed-Point Digital Signal Processor
SPRS347B MARCH 2007 REVISED NOVEMBER 2007
CVDD
DVDD33
DVDD33
CVDD
CVDD
RMTXEN/ GP[29]
RMTXD0/ GP[28]/ (8_16)
RMTXD1/ GP[27]/ (LENDIAN)
DVDD33
DVDD33
DVDD33
GP[24]/ (BOOTMODE2)
GP[25]/ (BOOTMODE3)
GP[26]/ (FASTBOOT)
RMCRSDV/ GP[30]
DVDD33
DVDD33
GP[23]/ (BOOTMODE1)
EM_D[6]/ GP[20]
EM_D[7]/ GP[21]
GP[22]/ (BOOTMODE0)
RMRXD1/ EM_CS5/ GP[33]
AD28
AD30
EM_WE
EM_WAIT/ (RDY/BSY)
EM_D[3]/ GP[17]
EM_D[5]/ GP[19]
EM_D[4]/ GP[18]
RMRXD0/ EM_CS4/ GP[32]
EM_A[18]/ PRST/ GP[46]
EM_A[21]/ GP[34]
EM_R/W/ GP[35]
EM_D[11]/ GP[40]
EM_OE
EM_D[0]/ GP[14]
EM_D[2]/ GP[16]
EM_D[1]/ GP[15]
RMREFCLK/ GP[31]
EM_A[16]/ PGNT/ GP[48]
EM_A[20]/ PINTA/ GP[44]
EM_D[10]/ GP[41]
EM_D[13]/ GP[38]
EM_D[15]/ GP[36]
EM_BA[1]/ GP[5]/ (AEM0)
EM_BA[0]/ GP[6]/ (AEM1)
EM_CS3/ GP[13]
EM_CS2/ GP[12]
EM_A[15]/ AD29/ GP[49]
EM_A[19]/ PREQ/ GP[45]
EM_D[9]/ GP[42]
EM_D[12]/ GP[39]
EM_D[14]/ GP[37]
EM_A[2]/ (CLE)/ GP[8]/ (PLLMS0)
EM_A[0]/ GP[7]/ (AEM2)
EM_A[3]/ GP[11]
EM_A[17]/ AD31/ GP[47]
EM_D[8]/ GP[43]
GP[53]
GP[54]
RMRXER/ GP[52]
EM_A[1]/ (ALE)/ GP[9]/ (PLLMS1)
EM_A[4]/ GP[10]/ (PLLMS2)
DVDD33
Figure 2-8. [Quadrant
Submit Documentation Feedback
Device Overview
TMS320C6424 Fixed-Point Digital Signal Processor
SPRS347B MARCH 2007 REVISED NOVEMBER 2007
DVDD33
AHCLKR0/ CLKR0/ GP[101]
AXR0[1]/ DX0/ GP[104]
CLKS0/ TOUT0L/ GP[97]
DVDD33
CVDD
CVDD
ACLKR0/ CLKX0/ GP[99]
AXR0[0]/ FSR1/ GP[105]
AXR0[2]/ FSX0/ GP[103]
AFSR0/ DR0/ GP[100]
DVDD33
CVDD
CVDD
AHCLKX0/ CLKR1/ GP[108]
AFSX0/ DX1/ GP[107]
AMUTE0/ DR1/ GP[110]
AXR0[3]/ FSR0/ GP[102]
DVDD33
DVDD33
DVDD33
ACLKX0/ CLKX1/ GP[106]
AMUTEIN0/ FSX1/ GP[109]
GP[4]/ PWM1
DVDD33
DVDD33
DVDD33
AD0/ GP[0]
AD1/ GP[1]
AD2/ GP[2]
AD4/ GP[3]
RSV1
DVDD33
DVDD33
AD26
HAS/ MDIO/ AD3/ GP[83]
HRDY/ MRXD2/ PCBE0/ GP[80]
HCNTL1/ MTXEN/ AD11/ GP[75]
HD14/ MTXD0/ AD15/ GP[72]
HD12/ MTXD2/ PPAR/ GP[70]
HD6/ VLYNQ_TXD1/ PTRDY/ GP[64]
HD1/ VLYNQ_RXD0/ AD16/ GP[59]
EM_A[6]/ AD20/ GP[95]
EM_A[9]/ PIDSEL/ GP[92]
EM_A[12]/ PCBE3/ GP[89]
HCS/ MDCLK/ AD5/ GP[81]
HINT/ MRXD3/ AD6/ GP[82]
HDS2/ MRXD0/ AD9/ GP[78]
HHWIL/ MRXDV/ AD13/ GP[74]
HD11/ MXTD3/ PCBE1/ GP[69]
HD9/ MCOL/ PSTOP/ GP[67]
HD4/ VLYNQ_RXD3/ PFRAME/ GP[62]
HD0/ VLYNQ_ SCRUN/ AD18/ GP[58]
EM_A[7]/ AD22/ GP[94]
EM_A[11]/ AD24/ GP[90]
HDS1/ MRXD1/ AD7/ GP[79]
HCNTL0/ MRXER/ AD10/ GP[76]
HD13/ MTXD1/ AD14/ GP[71]
HD10/ MCRS/ PSERR/ GP[68]
HD7/ VLYNQ_TXD2/ PDEVSEL/ GP[65]
HD3/ VLYNQ_RXD2/ PCBE2/ GP[61]
EM_A[5]/ AD19/ GP[96]
EM_A[8]/ AD21/ GP[93]
EM_A[13]/ AD25/ GP[51]
DVDD33
DVDD33
HR/W/ MRXCLK/ AD8/ GP[77]
HD15/ MTXCLK/ AD12/ GP[73]
HD8/ VLYNQ_TXD3/ PPERR/ GP[66]
HD5/ VLYNQ_TXD0/ PIRDY/ GP[63]
VLYNQ_ CLOCK/ PCICLK/ GP[57]
HD2/ VLYNQ_RXD1/ AD17/ GP[60]
EM_A[10]/ AD23/ GP[91]
EM_A[14]/ AD27/ GP[50]
Figure 2-9. [Quadrant
Device Overview
Submit Documentation Feedback
TMS320C6424 Fixed-Point Digital Signal Processor
SPRS347B MARCH 2007 REVISED NOVEMBER 2007
DDR_D[6]
DDR_D[8]
DDR_D[12]
DDR_D[15]
DDR_CLK0
DDR_CLK0
DDR_BS[1]
DDR_BS[2]
DDR_A[10]
DVDDR2
DDR_D[3]
DDR_D[4]
DDR_DQS[0]
DDR_D[10]
DDR_D[13]
DDR_DQS[1]
DDR_CKE
DDR_BS[0]
DDR_A[12]
DDR_A[11]
DDR_D[0]
DDR_D[1]
DDR_D[5]
DDR_DQM[0]
DDR_D[11]
DDR_D[14]
DDR_DQM[1]
DDR_RAS
DDR_CAS
DDR_WE
DDR_CS
DDR_D[2]
PCIEN
DDR_D[7]
DDR_D[9]
DVDDR2
DVDDR2
DVDDR2
DVDDR2
TRST
DVDDR2
DVDDR2
DVDDR2
DVDDR2
DVDDR2
EMU0
EMU1
RESETOUT
DVDD33
CLKOUT0/ PWM2/ GP[84]
RESET
DVDD33
UCTS0/ GP[87]
TINP1L/ URXD1/ GP[56]
DVDD33
CVDD
CVDD
UTXD0/ GP[86]
TOUT1L/ UTXD1/ GP[55]
DVDD33
CVDD
URXD0/ GP[85]
URTS0/ PWM0/ GP[88]
RSV3
CVDD
CVDD
Figure 2-10. [Quadrant
Submit Documentation Feedback
Device Overview
TMS320C6424 Fixed-Point Digital Signal Processor
SPRS347B MARCH 2007 REVISED NOVEMBER 2007
DDR_A[7]
DDR_A[4]
DDR_A[1]
DDR_A[0]
DDR_D[18]
DDR_D[21]
DDR_D[22]
DDR_D[25]
DDR_D[28]
DVDDR2
DVDDR2
DDR_A[9]
DDR_A[6]
DDR_A[3]
DDR_DQS[2]
DDR_D[16]
DDR_D[19]
DDR_DQS[3]
DDR_D[23]
DDR_D[26]
DDR_D[30]
DDR_A[8]
DDR_A[5]
DDR_A[2]
DDR_DQM[2]
DDR_D[17]
DDR_D[20]
DDR_DQM[3]
DDR_D[24]
DDR_D[27]
DDR_D[29]
DDR_D[31]
DDR_ZN
DDR_ZP
DDR_VDDDLL
DDR_VSSDLL
RSV5
DVDDR2
DDR_VREF
DVDDR2
DVDDR2
DVDDR2
DVDDR2
DVDDR2
RSV12
RSV7
RSV6
RSV11 RSV15 RSV8
RSV14
RSV13
RSV9
RSV10
CVDD
CVDD
DVDD33
RSV4
DVDD33
DVDD33
CVDD
DVDD33
PLLPWR18
MXVDD
MXI/ CLKIN
CVDD
DVDD33
DVDD33
MXVSS
Figure 2-11. [Quadrant
Device Overview
Submit Documentation Feedback
TMS320C6424 Fixed-Point Digital Signal Processor
SPRS347B MARCH 2007 REVISED NOVEMBER 2007
CVDD
CVDD
RMTXD1/ GP[27]/ (LENDIAN)
GP[24]/ (BOOTMODE2)
DVDD33
CVDD
DVDD33
GP[26]/ (FASTBOOT)
GP[23]/ (BOOTMODE1)
RMTXEN/ GP[29]
RMCRSDV/ GP[30]
CVDD
CVDD
DVDD33
GP[22]/ (BOOTMODE0)
RMTXD0/ GP[28]/ (8_16)
RMRXD1/ EM_CS5/ GP[33]
DVDD33
EM_D[7]/ GP[21]
GP[25]/ (BOOTMODE3)
RMRXD0/ EM_CS4/ GP[32]
DVDD33
EM_D[1]/ GP[15]
EM_D[4]/ GP[18]
RMREFCLK/ GP[31]
DVDD33
EM_D[3]/ GP[17]
EM_D[6]/ GP[20]
EM_D[5]/ GP[19]
DVDD33
DVDD33
DVDD33
DVDD33
EM_BA[0]/ GP[6]/ (AEM1)
EM_D[0]/ GP[14]
EM_D[2]/ GP[16]
AD26
AD28
AD30
DVDD33
DVDD33
EM_OE
EM_WAIT/ (RDY/BSY)
EM_A[3]/ GP[11]
EM_CS3/ GP[13]
EM_A[11]/ AD24/ GP[90]
EM_A[15]/ AD29/ GP[49]
EM_A[19]/ PREQ/ GP[45]
EM_A[20]/ PINTA/ GP[44]
EM_A[21]/ GP[34]
EM_R/W/ GP[35]
EM_D[11]/ GP[40]
EM_WE
EM_BA[1]/ GP[5]/ (AEM0)
EM_A[0]/ GP[7]/ (AEM2)
EM_CS2/ GP[12]
EM_A[12]/ PCBE3/ GP[89]
EM_A[16]/ PGNT/ GP[48]
EM_A[17]/ AD31/ GP[47]
EM_D[9]/ GP[42]
EM_D[10]/ GP[41]
EM_D[13]/ GP[38]
EM_D[14]/ GP[37]
EM_D[15]/ GP[36]
EM_A[1]/ (ALE)/ GP[9]/ (PLLMS1)
EM_A[4]/ GP[10]/ (PLLMS2)
EM_A[13]/ AD25/ GP[51]
EM_A[14]/ AD27/ GP[50]
EM_A[18]/ PRST/ GP[46]
EM_D[8]/ GP[43]
EM_D[12]/ GP[39]
GP[53]
GP[54]
RMRXER/ GP[52]
EM_A[2]/ (CLE)/ GP[8]/ (PLLMS0)
DVDD33
Figure 2-12. [Quadrant
Submit Documentation Feedback
Device Overview
TMS320C6424 Fixed-Point Digital Signal Processor
SPRS347B MARCH 2007 REVISED NOVEMBER 2007
DVDD33
CLKS1/ TINP0L/ GP[98]
CLKS0/ TOUT0L/ GP[97]
RSV2
DVDD33
CVDD
AHCLKR0/ CLKR0/ GP[101]
AXR0[1]/ DX0/ GP[104]
AFSR0/ DR0/ GP[100]
DVDD33
CVDD
ACLKR0/ CLKX0/ GP[99]
AXR0[2]/ FSX0/ GP[103]
AXR0[3]/ FSR0/ GP[102]
DVDD33
CVDD
CVDD
AHCLKX0/ CLKR1/ GP[108]
AXR0[0]/ FSR1/ GP[105]
AMUTE0/ DR1/ GP[110]
DVDD33
ACLKX0/ CLKX1/ GP[106]
AFSX0/ DX1/ GP[107]
AMUTEIN0/ FSX1/ GP[109]
DVDD33
AD2/ GP[2]
AD4/ GP[3]
GP[4]/ PWM1
DVDD33
AD0/ GP[0]
AD1/ GP[1]
DVDD33
DVDD33
DVDD33
DVDD33
DVDD33
HCS/ MDCLK/ AD5/ GP[81]
HINT/ MRXD3/ AD6/ GP[82]
HHWIL/ MRXDV/ AD13/ GP[74]
RSV1
DVDD33
DVDD33
DVDD33
HAS/ MDIO/ AD3/ GP[83]
HDS2/ MRXD0/ AD9/ GP[78]
HRDY/ MRXD2/ PCBE0/ GP[80]
HCNTL1/ MTXEN/ AD11/ GP[75]
HD12/ MTXD2/ PPAR/ GP[70]
HD9/ MCOL/ PSTOP/ GP[67]
HD6/ VLYNQ_TXD1/ PTRDY/ GP[64]
HD4/ VLYNQ_RXD3/ PFRAME/ GP[62]
HD1/ VLYNQ_RXD0/ AD16/ GP[59]
EM_A[7]/ AD22/ GP[94]
EM_A[9]/ PIDSEL/ GP[92]
DVDD33
HCNTL0/ MRXER/ AD10/ GP[76]
HDS1/ MRXD1/ AD7/ GP[79]
HD13/ MTXD1/ AD14/ GP[71]
HD14/ MTXD0/ AD15/ GP[72]
HD10/ MCRS/ PSERR/ GP[68]
HD7/ VLYNQ_TXD2 PDEVSEL/ GP[65]
HD3/ VLYNQ_RXD2/ PCBE2/ GP[61]
HD0/ VLYNQ_ SCRUN/ AD18/ GP[58]
EM_A[6]/ AD20/ GP[95]
EM_A[10]/ AD23/ GP[91]
DVDD33
HR/W/ MRXCLK/ AD8/ GP[77]
HD15/ MTXCLK/ AD12/ GP[73]
HD11/ MTXD3/ PCBE1/ GP[69]
HD8/ VLYNQ_TXD3/ PPERR/ GP[66]
HD5/ VLYNQ_TXD0/ PIRDY/ GP[63]
VLYNQ_ CLOCK/ PCICLK/ GP[57]
HD2/ VLYNQ_RXD1/ AD17/ GP[60]
EM_A[5]/ AD19/ GP[96]
EM_A[8]/ AD21/ GP[93]
Figure 2-13. [Quadrant
Device Overview
Submit Documentation Feedback
TMS320C6424 Fixed-Point Digital Signal Processor
SPRS347B MARCH 2007 REVISED NOVEMBER 2007
Terminal Functions
terminal functions tables (Table through Table 2-29) identify external signal names, associated (ball) numbers along with mechanical package designator, type, whether internal pullup pulldown resistors, functional description. more detailed information device configuration, peripheral selection, multiplexed/shared pin, debugging considerations, Device Configurations section this data manual. device boot configuration pins (except PCIEN) multiplexed configuration pins- meaning they multiplexed with functional pins. These pins function device boot configuration pins only during device reset. input states these pins sampled latched into BOOTCFG register when device reset deasserted (see Note below). After device reset deasserted, values these multiplexed pins longer have hold configuration. PCIEN standalone configuration pin. value latched into BOOTCFG register when device reset deasserted (see Note below). Unlike multiplexed device boot configuration pins, value PCIEN even after device reset deasserted must hold configuration. proper device operation, external pullup/pulldown resistors required these device boot configuration pins. Section 3.9.1, Pullup/Pulldown Resistors discusses situations where external pullup/pulldown resistors required. Note: Internal chip, device reset pins RESET logically AND'd together purpose latching device boot configuration pins. values device boot configuration pins latched into BOOTCFG register when logical RESET transitions from low-to-high. Table 2-7. BOOT Terminal Functions
SIGNAL NAME TYPE OTHER BOOT GP[25]/ (BOOTMODE3) GP[24]/ (BOOTMODE2) GP[23]/ (BOOTMODE1) GP[22]/ (BOOTMODE0) GP[26]/ (FASTBOOT) EM_A[4]/GP[10]/(PL LMS2) EM_A[1]/(ALE)/ GP[9]/(PLLMS1) EM_A[2]/(CLE)/ GP[8]/(PLLMS0) I/O/Z I/O/Z I/O/Z I/O/Z DVDD33 DVDD33 DVDD33 DVDD33 Fast Boot Fast Boot Fast Boot Fast Boot Multiplier Select (PLLMS) These pins select multiplier Fast Boot. more details, Section 3.5.1.3, Fast Boot Multiplier Select (PLLMS). I/O/Z DVDD33 Bootmode configuration bits. These bootmode functions along with FASTBOOT function determine what device bootmode configuration selected. C6424 device supports several types bootmodes along with FASTBOOT option; more details types/options, Section 3.4.1, Boot Modes. DESCRIPTION
Input, Output, High impedance, Supply voltage, Ground, Analog signal Internal pulldown, Internal pullup. more detailed information pullup/pulldown resistors situations where external pullup/pulldown resistors required, Section 3.9.1, Pullup/Pulldown Resistors. Specifies operating supply voltage each signal
Submit Documentation Feedback
Device Overview
TMS320C6424 Fixed-Point Digital Signal Processor
SPRS347B MARCH 2007 REVISED NOVEMBER 2007
Table 2-7. BOOT Terminal Functions (continued)
SIGNAL NAME EM_A[0]/ GP[7]/(AEM2) EM_BA[0]/ GP[6]/(AEM1) EM_BA[1]/ GP[5]/(AEM0) TYPE OTHER DVDD33 DVDD33 DVDD33 DESCRIPTION Selects EMIFA Pinout Mode C6424 supports following EMIFA Pinout Modes: AEM[2:0] 000, EMIFA AEM[2:0] 010, EMIFA (Async) Pinout Mode AEM[2:0] 101, EMIFA (NAND) Pinout Mode This signal doesn't actually affect EMIFA module. only affects EMIFA pinned out. Selects EMIFA EM_CS2 default width 8-bit width 16-bit width RMTXD0/GP[28]/ (8_16) I/O/Z DVDD33 This signal affects EMIFA module's EM_CS2 space default setting. does affect out. determine actual EMIFA pinout, (AEM[2:0]) boot configuration settings must appropriately. Enable function disabled function enabled Endian selection Endian Little Endian
I/O/Z I/O/Z
I/O/Z
PCIEN RMTXD1/GP[27]/ (LENDIAN)
DVDD33 DVDD33
I/O/Z
Device Overview
Submit Documentation Feedback
TMS320C6424 Fixed-Point Digital Signal Processor
SPRS347B MARCH 2007 REVISED NOVEMBER 2007
Table 2-8. Oscillator/PLL Terminal Functions
SIGNAL NAME TYPE OTHER OSCILLATOR, MXI/ CLKIN MXVDD MXVSS PLLPWR18 MXVDD MXVDD
DESCRIPTION
Crystal input oscillator (system oscillator, 15-30 MHz). internal oscillator bypassed, this external oscillator clock input. Crystal output oscillator power supply oscillator. board, this connected same power supply DVDDR2. Ground oscillator power supply PLLs
Input, Output, High impedance, Supply voltage, Ground, Analog signal Specifies operating supply voltage each signal more information external board connections, Section 6.6, External Clock Input From MXI/CLKIN Pin. more information, Recommended Operating Conditions table
Table 2-9. Clock Generator Terminal Functions
SIGNAL NAME TYPE OTHER CLOCK GENERATOR CLKOUT0/ PWM2/GP[84] DVDD33 This multiplexed between System Clock generator (PLL1), PWM2, GPIO. System Clock generator (PLL1), clock output CLKOUT0. This configurable toggling device input clock frequency (MXI/CLKIN frequency) other divided-down /32) clock outputs. DESCRIPTION
I/O/Z
Input, Output, High impedance, Supply voltage, Ground, Analog signal Internal pulldown, Internal pullup. more detailed information pullup/pulldown resistors situations where external pullup/pulldown resistors required, Section 3.9.1, Pullup/Pulldown Resistors. Specifies operating supply voltage each signal
Submit Documentation Feedback
Device Overview
TMS320C6424 Fixed-Point Digital Signal Processor
SPRS347B MARCH 2007 REVISED NOVEMBER 2007
Table 2-10. RESET JTAG Terminal Functions
SIGNAL NAME TYPE OTHER RESET RESET RESETOUT DVDD33 DVDD33 DVDD33 JTAG TRST EMU1 EMU0 I/O/Z I/O/Z DVDD33 DVDD33 DVDD33 DVDD33 DVDD33 DVDD33 DVDD33 JTAG test-port mode select input. proper device operation, oppose this pin. JTAG test-port data output JTAG test-port data input JTAG test-port clock input JTAG test-port reset. IEEE 1149.1 JTAG compatibility, IEEE 1149.1 JTAG compatibility statement portion this data sheet Emulation Emulation Device reset Reset output status pin. RESETOUT indicates when device reset. Power-on reset. DESCRIPTION
Input, Output, High impedance, Supply voltage, Ground, Analog signal Internal pulldown, Internal pullup. more detailed information pullup/pulldown resistors situations where external pullup/pulldown resistors required, Section 3.9.1, Pullup/Pulldown Resistors. Specifies operating supply voltage each signal
Device Overview
Submit Documentation Feedback
TMS320C6424 Fixed-Point Digital Signal Processor
SPRS347B MARCH 2007 REVISED NOVEMBER 2007
Table 2-11. EMIFA Terminal Functions (Boot Configuration)
SIGNAL NAME TYPE OTHER EMIFA: BOOT CONFIGURATION EM_BA[1]/ GP[5]/(AEM0) EM_BA[0]/ GP[6]/(AEM1) EM_A[0]/ GP[7]/(AEM2) I/O/Z I/O/Z I/O/Z DVDD33 DVDD33 DVDD33 These pins multiplexed between EMIFA, GPIO. When RESET asserted, these pins function EMIFA configuration pins. reset, input states AEM[2:0] sampled EMIFA Pinout Mode. more details, Section 3.5.1, Configurations Reset. After reset, these pins function EMIFA GPIO functions based selection. more details functions, Section 3.5.1.2, EMIFA Pinout Mode (AEM[2:0]). DESCRIPTION
Input, Output, High impedance, Supply voltage, Ground, Analog signal Internal pulldown, Internal pullup. more detailed information pullup/pulldown resistors situations where external pullup/pulldown resistors required, Section 3.9.1, Pullup/Pulldown Resistors. Specifies operating supply voltage each signal.
Submit Documentation Feedback
Device Overview
TMS320C6424 Fixed-Point Digital Signal Processor
SPRS347B MARCH 2007 REVISED NOVEMBER 2007
Table 2-12. EMIFA Terminal Functions (EMIFA Pinout Mode AEM[2:0] 010)
SIGNAL NAME TYPE OTHER DESCRIPTION
EMIFA FUNCTIONAL PINS: 16-Bit ASYNC/NOR (EMIFA Pinout Mode AEM[2:0] 010) Actual functions determined PINMUX0 PINMUX1 register settings (e.g., PCIEN, AEM[2:0], etc.). more details, Section 3.7, Multiplexed Configurations. This multiplexed between EMIFA, GPIO. EMIFA, this Chip Select output EM_CS2 with asynchronous memories (i.e., flash). This chip select default boot boot modes. Note: This features internal pulldown (IPD). this connected used EMIFA chip select signal, proper device operation, external pullup resistor must used ensure EM_CSx function defaults inactive (high) state. This multiplexed between EMIFA, GPIO. EMIFA, this Chip Select output EM_CS3 with asynchronous memories (i.e., flash). Note: This features internal pulldown (IPD). this connected used EMIFA chip select signal, proper device operation, external pullup resistor must used ensure EM_CSx function defaults inactive (high) state. This multiplexed between EMAC (RMII), EMIFA, GPIO. RMRXD0/ EM_CS4/ GP[32] EMIFA, Chip Select output EM_CS4 with asynchronous memories (i.e., flash). Note: This features internal pulldown (IPD). this connected used EMIFA chip select signal, proper device operation, external pullup resistor must used ensure EM_CSx function defaults inactive (high) state. This multiplexed between EMAC (RMII), EMIFA, GPIO. RMRXD1/ EM_CS5/ GP[33] EMIFA, Chip Select output EM_CS5 with asynchronous memories (i.e., flash). Note: This features internal pulldown (IPD). this connected used EMIFA chip select signal, proper device operation, external pullup resistor must used ensure EM_CSx function defaults inactive (high) state. This multiplexed between EMIFA GPIO. EMIFA, read/write output EM_R/W. EMIFA (ASYNC/NOR), this wait state extension input EM_WAIT. EMIFA, output enable output EM_OE. EMIFA, write enable output EM_WE. This multiplexed between EMIFA GPIO. EM_BA[0]/ GP[6]/(AEM1) I/O/Z DVDD33 EMIFA, this Bank Address output (EM_BA[0]). When connected 8-bit asynchronous memory, this lowest order byte address. When connected 16-bit asynchronous memory, this same function EMIFA address (EM_A[22]).
EM_CS2/ GP[12]
I/O/Z
DVDD33
EM_CS3/ GP[13]
I/O/Z
DVDD33
I/O/Z
DVDD33
I/O/Z
DVDD33
EM_R/W/ GP[35] EM_WAIT/ (RDY/BSY) EM_OE EM_WE
I/O/Z I/O/Z I/O/Z I/O/Z
DVDD33 DVDD33 DVDD33 DVDD33
Input, Output, High impedance, Supply voltage, Ground, Analog signal Internal pulldown, Internal pullup. more detailed information pullup/pulldown resistors situations where external pullup/pulldown resistors required, Section 3.9.1, Pullup/Pulldown Resistors. Specifies operating supply voltage each signal. Device Overview Submit Documentation Feedback
TMS320C6424 Fixed-Point Digital Signal Processor
SPRS347B MARCH 2007 REVISED NOVEMBER 2007
Table 2-12. EMIFA Terminal Functions (EMIFA Pinout Mode AEM[2:0] 010) (continued)
SIGNAL NAME TYPE OTHER DESCRIPTION This multiplexed between EMIFA GPIO. EM_BA[1]/ GP[5]/(AEM0) I/O/Z DVDD33 EMIFA, this Bank Address output EM_BA[1]. When connected 8-bit asynchronous memory, this address. When connected 16-bit asynchronous memory, this lowest order 16-bit word address. This multiplexed between EMIFA GPIO. EM_A[21]/GP[34] I/O/Z DVDD33 DVDD33 DVDD33 DVDD33 DVDD33 DVDD33 DVDD33 DVDD33 DVDD33 DVDD33 DVDD33 DVDD33 DVDD33 DVDD33 DVDD33 EMIFA (AEM[2:0] 010), this address output EM_A[21]. This multiplexed between EMIFA, PCI, GPIO. EM_A[20]/PINTA/ GP[44] I/O/Z EMIFA (AEM[2:0] 010), this address output EM_A[20]. This multiplexed between EMIFA, PCI, GPIO. EM_A[19]/PREQ/ GP[45] I/O/Z EMIFA (AEM[2:0] 010), this address output EM_A[19]. This multiplexed between EMIFA, PCI, GPIO. EM_A[18]/PRST/ GP[46] I/O/Z EMIFA (AEM[2:0] 010), this address output EM_A[18]. This multiplexed between EMIFA, PCI, GPIO. EM_A[17]/AD31/ GP[47] I/O/Z EMIFA (AEM[2:0] 010), this address output EM_A[17]. This multiplexed between EMIFA, PCI, GPIO. EM_A[16]/PGNT/ GP[48] I/O/Z EMIFA (AEM[2:0] 010), this address output EM_A[16]. This multiplexed between EMIFA, PCI, GPIO. EM_A[15]/AD29/ GP[49] I/O/Z EMIFA (AEM[2:0] 010), this address output EM_A[15]. This multiplexed between EMIFA, PCI, GPIO. EM_A[14]/AD27/ GP[50] I/O/Z EMIFA (AEM[2:0] 010), this address output EM_A[14]. This multiplexed between EMIFA, PCI, GPIO. EM_A[13]/AD25/ GP[51] I/O/Z EMIFA (AEM[2:0] 010), this address output EM_A[13]. This multiplexed between EMIFA, PCI, GPIO. EM_A[12]/PCBE3/ GP[89] I/O/Z EMIFA (AEM[2:0] 010), this address output EM_A[12]. This multiplexed between EMIFA, PCI, GPIO. EM_A[11]/AD24/ GP[90] I/O/Z EMIFA (AEM[2:0] 010), this address output EM_A[11]. This multiplexed between EMIFA, PCI, GPIO. EM_A[10]/AD23/ GP[91] EM_A[9]/PIDSEL/ GP[92] EM_A[8]/AD21/ GP[93] EM_A[7]/AD22/ GP[94] I/O/Z EMIFA (AEM[2:0] 010), this address output EM_A[10]. This multiplexed between EMIFA, PCI, GPIO. EMIFA (AEM[2:0] 010), this address output EM_A[9]. This multiplexed between EMIFA, PCI, GPIO. EMIFA (AEM[2:0] 010), this address output EM_A[8]. This multiplexed between EMIFA, PCI, GPIO. EMIFA (AEM[2:0] 010), this address output EM_A[7].
I/O/Z
I/O/Z
I/O/Z
Submit Documentation Feedback
Device Overview
TMS320C6424 Fixed-Point Digital Signal Processor
SPRS347B MARCH 2007 REVISED NOVEMBER 2007
Table 2-12. EMIFA Terminal Functions (EMIFA Pinout Mode AEM[2:0] 010) (continued)
SIGNAL NAME EM_A[6]/AD20/ GP[95] EM_A[5]/AD19/ GP[96] EM_A[4]/ GP[10]/(PLLMS2) EM_A[3]/ GP[11] EM_A[2]/(CLE)/ GP[8]/(PLLMS0) EM_A[1]/(ALE)/ GP[9]/(PLLMS1) TYPE OTHER DVDD33 DVDD33 DVDD33 DVDD33 DVDD33 DVDD33 DESCRIPTION This multiplexed between EMIFA, PCI, GPIO. EMIFA (AEM[2:0] 010), this address output EM_A[6]. This multiplexed between EMIFA, PCI, GPIO. EMIFA (AEM[2:0] 010), this address output EM_A[5]. This multiplexed between EMIFA GPIO. EMIFA (AEM[2:0] 010), this address output EM_A[4]. This multiplexed between EMIFA GPIO. EMIFA (AEM[2:0] 010), this address output EM_A[3]. This multiplexed between EMIFA GPIO. EMIFA (AEM[2:0] 010), this address output EM_A[2]. This multiplexed between EMIFA GPIO. EMIFA (AEM[2:0] 010), this address output EM_A[1]. This multiplexed between EMIFA GPIO. EM_A[0]/ GP[7]/(AEM2) DVDD33 EMIFA (AEM[2:0] 010), this address output EM_A[0], which least significant 32-bit word address. 8-bit asynchronous memory, this address. When connected 16-bit asynchronous memory, this address.
I/O/Z
I/O/Z
I/O/Z
I/O/Z
I/O/Z
I/O/Z
I/O/Z
EM_D0/ GP[14] EM_D1/ GP[15] EM_D2/ GP[16] EM_D3/ GP[17] EM_D4/ GP[18] EM_D5/ GP[19] EM_D6/ GP[20] EM_D7/ GP[21] EM_D8/ GP[43] EM_D9/ GP[42] EM_D10/ GP[41] EM_D11/ GP[40] EM_D12/ GP[39] EM_D13/ GP[38] EM_D14/ GP[37] EM_D15/ GP[36]
I/O/Z I/O/Z I/O/Z I/O/Z I/O/Z I/O/Z I/O/Z I/O/Z I/O/Z I/O/Z I/O/Z I/O/Z I/O/Z I/O/Z I/O/Z I/O/Z
DVDD33 DVDD33 DVDD33 DVDD33 DVDD33 DVDD33 DVDD33 DVDD33 DVDD33 DVDD33 DVDD33 DVDD33 DVDD33 DVDD33 DVDD33 DVDD33 Submit Documentation Feedback These pins multiplexed between EMIFA GPIO. EMIFA (AEM[2:0] 010), these pins 16-bit bi-directional data (EM_D[15:0]).
Device Overview
TMS320C6424 Fixed-Point Digital Signal Processor
SPRS347B MARCH 2007 REVISED NOVEMBER 2007
Table 2-12. EMIFA Terminal Functions (EMIFA Pinout Mode AEM[2:0] 010) (continued)
SIGNAL NAME TYPE OTHER DESCRIPTION
EMIFA FUNCTIONAL PINS: 16-Bit NAND (EMIFA Pinout Mode AEM[2:0] 010) This multiplexed between EMIFA (NAND) GPIO. EM_A[1]/(ALE)/ GP[9]/(PLLMS1) I/O/Z DVDD33 DVDD33 DVDD33 DVDD33 DVDD33 When used EMIFA (NAND), this Address Latch Enable output (ALE). This multiplexed between EMIFA (NAND) GPIO. EM_A[2]/(CLE)/ GP[8]/(PLLMS0) EM_WAIT/ (RDY/BSY) EM_OE EM_WE I/O/Z When used EMIFA (NAND), this Command Latch Enable output (CLE). When used EMIFA (NAND), ready/busy input (RDY/BSY). When used EMIFA (NAND), this read enable output (RE). When used EMIFA (NAND), this write enable output (WE). This multiplexed between EMIFA (NAND) GPIO. EMIFA (NAND), this Chip Select output EM_CS2 with NAND flash. This chip select default boot boot modes. Note: This features internal pulldown (IPD). this connected used EMIFA chip select signal, proper device operation, external pullup resistor must used ensure EM_CSx function defaults inactive (high) state. This multiplexed between EMIFA (NAND) GPIO. EMIFA (NAND), this Chip Select output EM_CS3 with NAND flash. Note: This features internal pulldown (IPD). this connected used EMIFA chip select signal, proper device operation, external pullup resistor must used ensure EM_CSx function defaults inactive (high) state. This multiplexed between EMAC (RMII), EMIFA (NAND), GPIO. RMRXD0/ EM_CS4/ GP[32] DVDD33 EMIFA (NAND), Chip Select output EM_CS4 with NAND flash. Note: This features internal pulldown (IPD). this connected used EMIFA chip select signal, proper device operation, external pullup resistor must used ensure EM_CSx function defaults inactive (high) state. This multiplexed between EMAC (RMII), EMIFA (NAND), GPIO. RMRXD1/ EM_CS5/ GP[33] DVDD33 EMIFA (NAND), Chip Select output EM_CS5 with NAND flash. Note: This features internal pulldown (IPD). this connected used EMIFA chip select signal, proper device operation, external pullup resistor must used ensure EM_CSx function defaults inactive (high) state.
I/O/Z I/O/Z I/O/Z
EM_CS2/ GP[12]
I/O/Z
DVDD33
EM_CS3/ GP[13]
I/O/Z
DVDD33
I/O/Z
I/O/Z
Submit Documentation Feedback
Device Overview
TMS320C6424 Fixed-Point Digital Signal Processor
SPRS347B MARCH 2007 REVISED NOVEMBER 2007
Table 2-12. EMIFA Terminal Functions (EMIFA Pinout Mode AEM[2:0] 010) (continued)
SIGNAL NAME EM_D0/ GP[14] EM_D1/ GP[15] EM_D2/ GP[16] EM_D3/ GP[17] EM_D4/ GP[18] EM_D5/ GP[19] EM_D6/ GP[20] EM_D7/ GP[21] EM_D8/ GP[43] EM_D9/ GP[42] EM_D10/ GP[41] EM_D11/ GP[40] EM_D12/ GP[39] EM_D13/ GP[38] EM_D14/ GP[37] EM_D15/ GP[36] TYPE OTHER DVDD33 DVDD33 DVDD33 DVDD33 DVDD33 DVDD33 DVDD33 DVDD33 DVDD33 DVDD33 DVDD33 DVDD33 DVDD33 DVDD33 DVDD33 DVDD33 These pins multiplexed between EMIFA (NAND) GPIO. EMIFA (NAND) AEM[2:0] 010, these 16-bit bi-directional data (EM_D[15:0]). DESCRIPTION
I/O/Z I/O/Z I/O/Z I/O/Z I/O/Z I/O/Z I/O/Z I/O/Z I/O/Z I/O/Z I/O/Z I/O/Z I/O/Z I/O/Z I/O/Z I/O/Z
Device Overview
Submit Documentation Feedback
TMS320C6424 Fixed-Point Digital Signal Processor
SPRS347B MARCH 2007 REVISED NOVEMBER 2007
Table 2-13. EMIFA Terminal Functions (EMIFA Pinout Mode AEM[2:0] 101)
SIGNAL NAME TYPE OTHER DESCRIPTION
EMIFA FUNCTIONAL PINS: 8-Bit NAND (EMIFA Pinout Mode AEM[2:0] 101) Actual functions determined PINMUX0 PINMUX1 register settings (e.g., PCIEN, AEM[2:0], etc.). more details, Section 3.7, Multiplexed Configurations. This multiplexed between EMIFA (NAND) GPIO. EM_A[1]/(ALE)/ GP[9]/(PLLMS1) I/O/Z DVDD33 DVDD33 DVDD33 DVDD33 DVDD33 When used EMIFA (NAND) this Address Latch Enable output (ALE). This multiplexed between EMIFA (NAND) GPIO. EM_A[2]/(CLE)/ GP[8]/(PLLMS0) EM_WAIT/ (RDY/BSY) EM_OE EM_WE I/O/Z When used EMIFA (NAND) this Command Latch Enable output (CLE). When used EMIFA (NAND), ready/busy input (RDY/BSY). When used EMIFA (NAND), this read enable output (RE). When used EMIFA (NAND), this write enable output (WE). This multiplexed between EMIFA (NAND) GPIO. EMIFA (NAND), this Chip Select output EM_CS2 with NAND flash. This chip select default boot boot modes. Note: This features internal pulldown (IPD). this connected used EMIFA chip select signal, proper device operation, external pullup resistor must used ensure EM_CSx function defaults inactive (high) state. This multiplexed between EMIFA (NAND) GPIO. EMIFA (NAND), this Chip Select output EM_CS3 with NAND flash. Note: This features internal pulldown (IPD). this connected used EMIFA chip select signal, proper device operation, external pullup resistor must used ensure EM_CSx function defaults inactive (high) state. This multiplexed between EMAC (RMII), EMIFA (NAND), GPIO. RMRXD0/ EM_CS4/ GP[32] DVDD33 EMIFA (NAND), Chip Select output EM_CS4 with NAND flash. Note: This features internal pulldown (IPD). this connected used EMIFA chip select signal, proper device operation, external pullup resistor must used ensure EM_CSx function defaults inactive (high) state. This multiplexed between EMAC (RMII), EMIFA (NAND), GPIO. RMRXD1/ EM_CS5/ GP[33] DVDD33 EMIFA (NAND), Chip Select output EM_CS5 with NAND flash. Note: This features internal pulldown (IPD). this connected used EMIFA chip select signal, proper device operation, external pullup resistor must used ensure EM_CSx function defaults inactive (high) state.
I/O/Z I/O/Z I/O/Z
EM_CS2/ GP[12]
I/O/Z
DVDD33
EM_CS3/ GP[13]
I/O/Z
DVDD33
I/O/Z
I/O/Z
Input, Output, High impedance, Supply voltage, Ground, Analog signal Internal pulldown, Internal pullup. more detailed information pullup/pulldown resistors situations where external pullup/pulldown resistors required, Section 3.9.1, Pullup/Pulldown Resistors. Specifies operating supply voltage each signal Device Overview
Submit Documentation Feedback
TMS320C6424 Fixed-Point Digital Signal Processor
SPRS347B MARCH 2007 REVISED NOVEMBER 2007
Table 2-13. EMIFA Terminal Functions (EMIFA Pinout Mode AEM[2:0] 101) (continued)
SIGNAL NAME EM_D0/ GP[14] EM_D1/ GP[15] EM_D2/ GP[16] EM_D3/ GP[17] EM_D4/ GP[18] EM_D5/ GP[19] EM_D6/ GP[20] EM_D7/ GP[21] TYPE OTHER DVDD33 DVDD33 DVDD33 DVDD33 DVDD33 DVDD33 DVDD33 DVDD33 These pins multiplexed between EMIFA (NAND) GPIO. EMIFA (NAND) AEM[2:0] 101, these pins 8-bit bi-directional data (EM_D[7:0]). DESCRIPTION
I/O/Z I/O/Z I/O/Z I/O/Z I/O/Z I/O/Z I/O/Z I/O/Z
Device Overview
Submit Documentation Feedback
TMS320C6424 Fixed-Point Digital Signal Processor
SPRS347B MARCH 2007 REVISED NOVEMBER 2007
Table 2-14. DDR2 Memory Controller Terminal Functions
SIGNAL NAME AA15 AA18 AB10 AA10 AA11 AB11 AA12 AB12 AA13 AB13 AA14 AB14 AB15 I/O/Z DVDDR2 DDR2 Address Output I/O/Z DVDDR2 Bank Select Outputs (BS[2:0]). required support DDR2 memories. TYPE OTHER DESCRIPTION
DDR2 Memory Controller DDR_CLK DDR_CLK DDR_CKE DDR_CS DDR_WE DDR_DQM[3] DDR_DQM[2] DDR_DQM[1] DDR_DQM[0] DDR_RAS DDR_CAS DDR_DQS[0] DDR_DQS[1] DDR_DQS[2] DDR_DQS[3] DDR_BA[0] DDR_BA[1] DDR_BA[2] DDR_A[12] DDR_A[11] DDR_A[10] DDR_A[9] DDR_A[8] DDR_A[7] DDR_A[6] DDR_A[5] DDR_A[4] DDR_A[3] DDR_A[2] DDR_A[1] DDR_A[0] I/O/Z I/O/Z I/O/Z I/O/Z I/O/Z I/O/Z I/O/Z I/O/Z I/O/Z I/O/Z I/O/Z I/O/Z I/O/Z I/O/Z I/O/Z DVDDR2 DVDDR2 DVDDR2 DVDDR2 DVDDR2 DVDDR2 DVDDR2 DVDDR2 DVDDR2 DVDDR2 DVDDR2 DVDDR2 DVDDR2 DVDDR2 DVDDR2 DDR2 Clock Output DDR2 Differential Clock Output DDR2 Clock Enable Output DDR2 Active Chip Select Output DDR2 Active Write Enable Output DDR2 Data Mask Outputs DQM3: upper byte data DDR_D[31:24] DQM2: DDR_D[23:16] DQM1: DDR_D[15:8] DQM0: lower byte DDR_D[7:0] DDR2 Access Signal Output DDR2 Column Access Signal Output Data strobe input/outputs each byte 32-bit data bus. They outputs DDR2 memory when writing inputs when reading. They used synchronize data transfers. DQS3 upper byte DDR_D[31:24] DQS2: DDR_D[23:16] DQS1: DDR_D[15:8] DQS0: bottom byte DDR_D[7:0]
Input, Output, High impedance, Supply voltage, Ground, Analog signal Internal pulldown, Internal pullup. more detailed information pullup/pulldown resistors situations where external pullup/pulldown resistors required, Section 3.9.1, Pullup/Pulldown Resistors. Fore more information, Recommended Operating Conditions table
Submit Documentation Feedback
Device Overview
TMS320C6424 Fixed-Point Digital Signal Processor
SPRS347B MARCH 2007 REVISED NOVEMBER 2007
Table 2-14. DDR2 Memory Controller Terminal Functions (continued)
SIGNAL NAME DDR_D[31] DDR_D[30] DDR_D[29] DDR_D[28] DDR_D[27] DDR_D[26] DDR_D[25] DDR_D[24] DDR_D[23] DDR_D[22] DDR_D[21] DDR_D[20] DDR_D[19] DDR_D[18] DDR_D[17] DDR_D[16] DDR_D[15] DDR_D[14] DDR_D[13] DDR_D[12] DDR_D[11] DDR_D[10] DDR_D[9] DDR_D[8] DDR_D[7] DDR_D[6] DDR_D[5] DDR_D[4] DDR_D[3] DDR_D[2] DDR_D[1] DDR_D[0] DDR_VREF DDR_VSSDLL DDR_VDDDLL DDR_ZN DDR_ZP AA21 AB20 AA20 AB19 AA19 AB18 AB17 AA17 AB16 AA16
TYPE
OTHER
DESCRIPTION
I/O/Z
DVDDR2
DDR2 bi-directional data configured 32-bits wide 16-bits wide.
Reference voltage input SSTL_18 buffers Ground DDR2 Power (1.8 Volts) DDR2 Digital Locked Loop Impedance control DDR2 outputs. This must connected 200- resistor DVDDR2. Impedance control DDR2 outputs. This must connected 200- resistor VSS.
Device Overview
Submit Documentation Feedback
TMS320C6424 Fixed-Point Digital Signal Processor
SPRS347B MARCH 2007 REVISED NOVEMBER 2007
Table 2-15. Peripheral Component Interconnect (PCI) Terminal Functions
SIGNAL NAME TYPE OTHER EM_A[16]/PGNT/ GP[48] EM_A[18]/PRST/ GP[46] EM_A[19]/PREQ/ GP[45] EM_A[20]/PINTA/ GP[44] EM_A[12]/PCBE3/ GP[89] HD3/VLYNQ_RXD2/ PCBE2 /GP[61] HD11/MTXD3/ PCBE1/GP[69] HRDY/MRXD2/ PCBE0/GP[80] EM_A[9]/PIDSEL/ GP[92] VLYNQ_CLOCK/ PCICLK/GP[57] HD4/VLYNQ_RXD3/ PFRAME/GP[62] HD5/VLYNQ_TXD0/ PIRDY/GP[63] HD6/VLYNQ_TXD1/ PTRDY/GP[64] HD7/VLYNQ_TXD2/ PDEVSEL/GP[65] HD8/VLYNQ_TXD3/ PPERR/GP[66] HD9/MCOL/ PSTOP/GP[67] HD10/MCRS/ PSERR/GP[68] HD12/MTXD2/ PPAR/GP[70] I/O/Z I/O/Z I/O/Z I/O/Z I/O/Z I/O/Z I/O/Z I/O/Z I/O/Z I/O/Z I/O/Z I/O/Z I/O/Z I/O/Z I/O/Z I/O/Z I/O/Z I/O/Z DVDD33 DVDD33 DVDD33 DVDD33 DVDD33 DVDD33 DVDD33 DVDD33 DVDD33 DVDD33 DVDD33 DVDD33 DVDD33 DVDD33 DVDD33 DVDD33 DVDD33 DVDD33 This multiplexed between EMIFA, PCI, GPIO. mode, this grant THIS multiplexed between EMIFA, PCI, GPIO. mode, this reset This multiplexed between EMIFA, PCI, GPIO. mode, this request (O/Z) This multiplexed between EMIFA, PCI, GPIO. mode, this interrupt (O/Z) This multiplexed between EMIFA, PCI, GPIO. mode, this command/byte enable (I/O/Z). This multiplexed between HPI, VLYNQ, PCI, GPIO. mode, this command/byte enable (I/O/Z) This multiplexed between HPI, EMAC (MII), PCI, GPIO. mode, this command/byte enable (I/O/Z) This multiplexed between HPI, EMAC (MII), PCI, GPIO. mode, this command/byte enable (I/O/Z) This multiplexed between EMIFA, PCI, GPIO. mode, this initialization device select This multiplexed between VLYNQ, PCI, GPIO. mode, this clock This multiplexed between HPI, VLYNQ, PCI, GPIO. mode, this frame (I/O/Z) This multiplexed between HPI, VLYNQ, PCI, GPIO. mode, this initiator ready (I/O/Z) This multiplexed between HPI, VLYNQ, PCI, GPIO. mode, this target ready (I/O/Z) This multiplexed between HPI, VLYNQ, PCI, GPIO. mode, this device select (I/O/Z) This multiplexed between HPI, VLYNQ, PCI, GPIO. mode, this parity error (I/O/Z) This multiplexed between HPI, EMAC (MII), PCI, GPIO. mode, this stop (I/O/Z) This multiplexed between HPI, EMAC (MII), PCI, GPIO. mode, this system error (I/O/Z) This multiplexed between HPI, EMAC (MII), PCI, GPIO. mode, this parity (I/O/Z) DESCRIPTION
Input, Output, High impedance, Supply voltage, Ground, Analog signal Internal pulldown, Internal pullup. more detailed information pullup/pulldown resistors situations where external pullup/pulldown resistors required, Section 3.9.1, Pullup/Pulldown Resistors. Specifies operating supply voltage each signal
Submit Documentation Feedback
Device Overview
TMS320C6424 Fixed-Point Digital Signal Processor
SPRS347B MARCH 2007 REVISED NOVEMBER 2007
Table 2-15. Peripheral Component Interconnect (PCI) Terminal Functions (continued)
SIGNAL NAME EM_A[17]/AD31/ GP[47] AD30 EM_A[15]/AD29/ GP[49] AD28 EM_A[14]/AD27/ GP[50] AD26 EM_A[13]/AD25/ GP[51] EM_A[11]/AD24/GP[90] EM_A[10]/AD23/GP[91] EM_A[7]/AD22/GP[94] EM_A[8]/AD21/GP[93] EM_A[6]/AD20/GP[95] EM_A[5]/AD19/GP[96] HD0/VLYNQ_SCRUN/ AD18/GP[58] HD2/VLYNQ_RXD1/ AD17/GP[60] HD1/VLYNQ_RXD0/ AD16/GP[59] HD14/MTXD0/ AD15/GP[72] HD13/MTXD1/ AD14/GP[71] HHWIL/MRXDV/ AD13/GP[74] HD15/MTXCLK/ AD12/GP[73] HCNTL1/MTXEN/ AD11/GP[75] TYPE OTHER DVDD33 DVDD33 DVDD33 DVDD33 DVDD33 DVDD33 DVDD33 DVDD33 DVDD33 DVDD33 DVDD33 DVDD33 DVDD33 DVDD33 DVDD33 DVDD33 DVDD33 DVDD33 DVDD33 DVDD33 DVDD33 These pins multiplexed between PCI, EMIFA, HPI, VLYNQ, EMAC (MII), GPIO. PCI, these pins data-address [31:0] (I/O/Z) DESCRIPTION
I/O/Z I/O/Z I/O/Z I/O/Z I/O/Z I/O/Z I/O/Z I/O/Z I/O/Z I/O/Z I/O/Z I/O/Z I/O/Z I/O/Z I/O/Z I/O/Z I/O/Z I/O/Z I/O/Z I/O/Z I/O/Z
Device Overview
Submit Documentation Feedback
TMS320C6424 Fixed-Point Digital Signal Processor
SPRS347B MARCH 2007 REVISED NOVEMBER 2007
Table 2-15. Peripheral Component Interconnect (PCI) Terminal Functions (continued)
SIGNAL NAME HCNTL0/MRXER/ AD10/GP[76] HDS2/MRXD0/ AD9/GP[78] HR/W/MRXCLK/ AD8/GP[77] HDS1/MRXD1/ AD7/GP[79] HINT/MRXD3/ AD6/GP[82] HCS/MDCLK/ AD5/GP[81] AD4/GP[3] HAS/MDIO/ AD3/GP[83] AD2/GP[2] AD1/GP[1] AD0/GP[0] TYPE OTHER DVDD33 DVDD33 DVDD33 DVDD33 DVDD33 DVDD33 DVDD33 DVDD33 DVDD33 DVDD33 DVDD33 These pins multiplexed between PCI, EMIFA, HPI, VLYNQ, EMAC (MII), GPIO. PCI, these pins data-address [31:0] (I/O/Z) DESCRIPTION
I/O/Z I/O/Z I/O/Z I/O/Z I/O/Z I/O/Z I/O/Z I/O/Z I/O/Z I/O/Z I/O/Z
Submit Documentation Feedback
Device Overview
TMS320C6424 Fixed-Point Digital Signal Processor
SPRS347B MARCH 2007 REVISED NOVEMBER 2007
Table 2-16. EMAC (MII/RMII) MDIO Terminal Functions
SIGNAL NAME TYPE OTHER EMAC (MII) HCNTL1/MTXEN/ AD11/GP[75] HD15/MTXCLK/ AD12/GP[73] HD9/MCOL/ PSTOP/GP[67] HD11/MTXD3/ PCBE1/GP[69] HD12/MTXD2/ PPAR/GP[70] HD13/MTXD1/ AD14/GP[71] HD14/MTXD0/ AD15/GP[72] HR/W/MRXCLK/ AD8/GP[77] HHWIL/MRXDV/ AD13/GP[74] HCNTL0/MRXER/ AD10/GP[76] HD10/MCRS/ PSERR/GP[68] HINT/MRXD3/ AD6/GP[82] HRDY/MRXD2/ PCBE0/GP[80] HDS1/MRXD1/ AD7/GP[79] HDS2/MRXD0/ AD9/GP[78] I/O/Z I/O/Z I/O/Z I/O/Z I/O/Z I/O/Z I/O/Z I/O/Z I/O/Z I/O/Z I/O/Z I/O/Z I/O/Z I/O/Z I/O/Z DVDD33 DVDD33 DVDD33 DVDD33 DVDD33 DVDD33 DVDD33 DVDD33 DVDD33 DVDD33 DVDD33 DVDD33 DVDD33 DVDD33 DVDD33 This multiplexed between HPI, EMAC (MII), PCI, GPIO. Ethernet (MII) mode, Transmit Enable output MTXEN. This multiplexed between HPI, EMAC (MII), PCI, GPIO. Ethernet (MII) mode, Transmit Clock input MTXCLK. This multiplexed between HPI, EMAC (MII), PCI, GPIO. Ethernet (MII) mode, Collision Detect input MCOL. This multiplexed between HPI, EMAC (MII), PCI, GPIO. Ethernet (MII) mode, Transmit Data output MTXD3. This multiplexed between HPI, EMAC (MII), PCI, GPIO. Ethernet (MII) mode, Transmit Data output MTXD2. This multiplexed between HPI, EMAC (MII), PCI, GPIO. Ethernet (MII) mode, Transmit Data output MTXD1. This multiplexed between HPI, EMAC (MII), PCI, GPIO. Ethernet (MII) mode, Transmit Data output MTXD0. This multiplexed between HPI, EMAC (MII), PCI, GPIO. Ethernet (MII) mode, Receive Clock input MRXCLK. This multiplexed between HPI, EMAC (MII), PCI, GPIO. Ethernet (MII) mode, Receive Data Valid input MRXDV. This multiplexed between HPI, EMAC (MII), PCI, GPIO. Ethernet (MII) mode, Receive Error input MRXER. This multiplexed between HPI, EMAC (MII), PCI, GPIO. Ethernet (MI) mode, Carrier Sense input MCRS. This multiplexed between HPI, EMAC (MII), PCI, GPIO. Ethernet (MII) mode, Receive Data input MRXD3. This multiplexed between HPI, EMAC (MII), PCI, GPIO. Ethernet (MII) mode, Receive Data input MRXD2. This multiplexed between HPI, EMAC (MII), PCI, GPIO. Ethernet (MII) mode, Receive data input MRXD1. This multiplexed between HPI, EMAC (MII), PCI, GPIO. Ethernet (MII) mode, Receive Data input MRXD0. This multiplexed between EMAC (RMII) GPIO. Ethernet (RMII) mode, EMAC carrier sense/receive data valid (RMCRSDV) [I]. This multiplexed between EMAC (RMII) GPIO. Ethernet (RMII) mode, EMAC receive error (RMRXER) [I]. This multiplexed between EMAC (RMII) GPIO. Ethernet (RMII) mode, EMAC transmit data (RMTXD1) [O/Z]. This multiplexed between EMAC (RMII) GPIO. Ethernet (RMII) mode, EMAC transmit data (RMTXD0) [O/Z]. This multiplexed between EMAC (RMII) GPIO. Ethernet (RMII) mode, EMAC RMII reference clock (RMREFCLK) [I]. This multiplexed between EMAC (RMII) GPIO. Ethernet (RMII) mode, EMAC transmit enable (RMTXEN) [O/Z]. DESCRIPTION
EMAC (RMII) RMCRSDV/GP[30] I/O/Z DVDD33 DVDD33 DVDD33 DVDD33 DVDD33 DVDD33
RMRXER/GP[52] RMTXD1/GP[27]/ (LENDIAN) RMTXD0/GP[28]/
I/O/Z
I/O/Z
I/O/Z
RMREFCLK/GP[31]
I/O/Z
RMTXEN/GP[29]
I/O/Z
Input, Output, High impedance, Supply voltage, Ground, Analog signal Internal pulldown, Internal pullup. more detailed information pullup/pulldown resistors situations where external pullup/pulldown resistors required, Section 3.9.1, Pullup/Pulldown Resistors. Specifies operating supply voltage each signal Device Overview Submit Documentation Feedback
TMS320C6424 Fixed-Point Digital Signal Processor
SPRS347B MARCH 2007 REVISED NOVEMBER 2007
Table 2-16. EMAC (MII/RMII) MDIO Terminal Functions (continued)
SIGNAL NAME RMRXD1/EM_CS5/ GP[33] RMRXD0/EM_CS4/ GP[32] TYPE OTHER DESCRIPTION This multiplexed between EMAC (RMII), EMIFA, GPIO. Ethernet (RMII) mode, EMAC receive data (RMRXD1) [I]. This multiplexed between EMAC (RMII), EMIFA, GPIO. Ethernet (RMII) mode, EMAC receive data (RMRXD0) [I]. MDIO HCS/MDCLK/ AD5/GP[81] HAS/MDIO/ AD3/GP[83] I/O/Z I/O/Z DVDD33 DVDD33 This multiplexed between HPI, MDIO, PCI, GPIO. Ethernet mode, Management Data Clock output MDCLK. This multiplexed between HPI, MDIO, PCI, GPIO. Ethernet mode, Management Data MDIO [I/O/Z].
I/O/Z
DVDD33 DVDD33
I/O/Z
Submit Documentation Feedback
Device Overview
TMS320C6424 Fixed-Point Digital Signal Processor
SPRS347B MARCH 2007 REVISED NOVEMBER 2007
Table 2-17. VLYNQ Terminal Functions
SIGNAL NAME TYPE OTHER VLYNQ VLYNQ_CLOCK/ PCICLK/GP[57] HD0/VLYNQ_SCRUN/ AD18/GP[58] HD8/VLYNQ_TXD3/ PPERR/GP[66] HD7/VLYNQ_TXD2/ PDEVSEL/GP[65] HD6/VLYNQ_TXD1/ PTRDY/GP[64] HD5/VLYNQ_TXD0/ PIRDY/GP[63] HD4/VLYNQ_RXD3/ PFRAME/GP[62] HD3/VLYNQ_RXD2/ PCBE2/GP[61] HD2/VLYNQ_RXD1/ AD17/GP[60] HD1/VLYNQ_RXD0/ AD16/GP[59] I/O/Z I/O/Z I/O/Z I/O/Z I/O/Z I/O/Z I/O/Z I/O/Z I/O/Z I/O/Z DVDD33 DVDD33 DVDD33 DVDD33 DVDD33 DVDD33 DVDD33 DVDD33 DVDD33 DVDD33 This multiplexed between VLYNQ, PCI, GPIO. VLYNQ, clock VLYNQ_CLOCK [I/O/Z]. This multiplexed between HPI, VLYNQ, PCI, GPIO. VLYNQ, Serial Clock request VLYNQ_SCRUN [I/O/Z]. This multiplexed between HPI, VLYNQ, PCI, GPIO. VLYNQ, transmit output VLYNQ_TXD3. This multiplexed between HPI, VLYNQ, PCI, GPIO. VLYNQ, transmit output VLYNQ_TXD2. This multiplexed between HPI, VLYNQ, PCI, GPIO. VLYNQ, transmit output VLYNQ_TXD1. This multiplexed between HPI, VLYNQ, PCI, GPIO. VLYNQ, transmit output VLYNQ_TXD0. This multiplexed between HPI, VLYNQ, PCI, GPIO. VLYNQ, receive input VLYNQ_RXD3. This multiplexed between HPI, VLYNQ, PCI, GPIO. VLYNQ, receive input VLYNQ_RXD2. This multiplexed between HPI, VLYNQ, PCI, GPIO. VLYNQ, receive input VLYNQ_RXD1. This multiplexed between HPI, VLYNQ, PCI, GPIO. VLYNQ, receive input VLYNQ_RXD0. DESCRIPTION
Input, Output, High impedance, Supply voltage, Ground, Analog signal Internal pulldown, Internal pullup. more detailed information pullup/pulldown resistors situations where external pullup/pulldown resistors required, Section 3.9.1, Pullup/Pulldown Resistors. Specifies operating supply voltage each signal
Device Overview
Submit Documentation Feedback
TMS320C6424 Fixed-Point Digital Signal Processor
SPRS347B MARCH 2007 REVISED NOVEMBER 2007
Table 2-18. Host-Port Interface Terminal Functions
SIGNAL NAME TYPE OTHER Host-Port Interface (HPI) HD0/VLYNQ_SCRUN/ AD18/GP[58] HD1/VLYNQ_RXD0/ AD16/GP[59] HD2/VLYNQ_RXD1/ AD17/GP[60] HD3/VLYNQ_RXD2/ PCBE2/GP[61] HD4/VLYNQ_RXD3/ PFRAME/GP[62] HD5/VLYNQ_TXD0/ PIRDY/GP[63] HD6/VLYNQ_TXD1/ PTRDY/GP[64] HD7/VLYNQ_TXD2/ PDEVSEL/GP[65] HD8/VLYNQ_TXD3/ PPERR/GP[66] HD9/MCOL/ PSTOP/GP[67] HD10/MCRS/ PSERR/GP[68] HD11/MTXD3/ PCBE1/GP[69] HD12/MTXD2/ PPAR/GP[70] HD13/MTXD1/ AD14/GP[71] HD14/MTXD0/ AD15/GP[72] HD15/MTXCLK/ AD12/GP[73] HHWIL/MRXDV/ AD13/GP[74] I/O/Z DVDD33 This multiplexed between HPI, EMAC (MII), PCI, GPIO. mode, this half-word identification input HHWIL (I). This multiplexed between HPI, EMAC (MII), PCI, GPIO. mode, this control input HCNTL1 (I). state HCNTL1 HCNTL0 determines address, data, control information being transmitted between external host C6424. This multiplexed between HPI, EMAC (MII), PCI, GPIO. mode, this control input HCNTL0 (I). state HCNTL1 HCNTL0 determines address, data, control information being transmitted between external host C6424. This multiplexed between HPI, EMAC (MII), PCI, GPIO. mode, this host read write select HR/W(I). DVDD33 This multiplexed between HPI, VLYNQ EMAC (MII), PCI, GPIO. mode, these pins host-port data pins HD[15:0] (I/O/Z) multiplexed internally with address lines. DVDD33 DESCRIPTION
I/O/Z
HCNTL1/MTXEN/ AD11/GP[75]
I/O/Z
DVDD33
HCNTL0/MRXER/ AD10/GP[76]
I/O/Z
DVDD33
HR/W/MRXCLK/ AD8/GP[77]
I/O/Z
DVDD33
Input, Output, High impedance, Supply voltage, Ground, Analog signal Internal pulldown, Internal pullup. more detailed information pullup/pulldown resistors situations where external pullup/pulldown resistors required, Section 3.9.1, Pullup/Pulldown Resistors. Specifies operating supply voltage each signal Device Overview
Submit Documentation Feedback
TMS320C6424 Fixed-Point Digital Signal Processor
SPRS347B MARCH 2007 REVISED NOVEMBER 2007
Table 2-18. Host-Port Interface Terminal Functions (continued)
SIGNAL NAME HDS2/MRXD0/ AD9/GP[78] HDS1/MRXD1/ AD7/GP[79] HRDY/MRXD2/ PCBE0/GP[80] HCS/MDCLK/ AD5/GP[81] HINT/MRXD3/ AD6/GP[82] HAS/MDIO/ AD3/GP[83] TYPE OTHER DESCRIPTION This multiplexed between HPI, EMAC (MII), PCI, GPIO. mode, this host data strobe input HDS2 (I). This multiplexed between HPI, EMAC (MII), PCI, GPIO. mode, this host data strobe input HDS1 (I). This multiplexed between HPI, EMAC (MII), PCI, GPIO. mode, this host ready output from host (O/Z). This multiplexed between HPI, MDIO, PCI, GPIO. mode, this active chip select input (I). This multiplexed between HPI, EMAC (MII), PCI, GPIO. mode, this host interrupt output HINT (O/Z). This multiplexed between HPI, MDIO, PCI, GPIO. mode, this host address strobe (I). proper operation, this routed out, must pulled external resistor.
I/O/Z
DVDD33 DVDD33 DVDD33 DVDD33 DVDD33 DVDD33
I/O/Z
I/O/Z
I/O/Z
I/O/Z
I/O/Z
Table 2-19. Terminal Functions
SIGNAL NAME TYPE OTHER I/O/Z DVDD33 I2C, this clock. master mode, this output. slave mode, this input. When module used, proper device operation, this must pulled external resistor. I2C, this bi-directional data signal. When module used, proper device operation, this must pulled external resistor. DESCRIPTION
I/O/Z
DVDD33
Input, Output, High impedance, Supply voltage, Ground, Analog signal Internal pulldown, Internal pullup. more detailed information pullup/pulldown resistors situations where external pullup/pulldown resistors required, Section 3.9.1, Pullup/Pulldown Resistors. Specifies operating supply voltage each signal
Device Overview
Submit Documentation Feedback
TMS320C6424 Fixed-Point Digital Signal Processor
SPRS347B MARCH 2007 REVISED NOVEMBER 2007
Table 2-20. Multichannel Buffered Serial Port Multichannel Buffered Serial Port (McBSP0 McBSP1) Terminal Functions
SIGNAL NAME TYPE OTHER DESCRIPTION
Multichannel Buffered Serial Port (McBSP0) more details multiplexing, Section 3.7, Multiplexed Configurations. CLKS0/TOUT0L/ GP[97] ACLKR0/CLKX0/ GP[99] AHCLKR0/CLKR0/ GP[101] AXR0[2]/FSX0/ GP[103] AXR0[3]/FSR0/ GP[102] AXR0[1]/DX0/ GP[104] AFSR0/DR0/ GP[100] I/O/Z I/O/Z I/O/Z I/O/Z DVDD33 DVDD33 DVDD33 DVDD33 DVDD33 DVDD33 DVDD33 This multiplexed between McBSP0, Timer0, GPIO. McBSP0, McBSP0 external clock source (I). This multiplexed between McASP0, McBSP0, GPIO. McBSP0, McBSP0 transmit clock CLKX0 (I/O/Z). This multiplexed between McASP0, McBSP0, GPIO. McBSP0, McBSP0 receive clock CLKR0 (I/O/Z). This multiplexed between McASP0, McBSP0, GPIO. McBSP0, McBSP0 transmit frame synchronization FSX0 (I/O/Z). This multiplexed between McASP0, McBSP0, GPIO. McBSP0, McBSP0 receive frame synchronization FSR0 (I/O/Z). This multiplexed between McASP0, McBSP0, GPIO. McBSP0, McBSP0 data transmit output (O/Z). This multiplexed between McASP0, McBSP0, GPIO. McBSP0, McBSP0 data receive input (I).
I/O/Z I/O/Z I/O/Z
Multichannel Buffered Serial Port (McBSP1) more details multiplexing, Section 3.7, Multiplexed Configurations. CLKS1/TINP0L/ GP[98] ACLKX0/CLKX1/ GP[106] AHCLKX0/CLKR1/ GP[108] AMUTEIN0/FSX1/ GP[109] AXR0[0]/FSR1/ GP[105] AFSX0/DX1/ GP[107] AMUTE0/DR1/ GP[110] I/O/Z I/O/Z I/O/Z I/O/Z DVDD33 DVDD33 DVDD33 DVDD33 DVDD33 DVDD33 DVDD33 This multiplexed between McBSP0, Timer0, GPIO. McBSP1, McBSP1 external clock source (I). This multiplexed between McASP0, McBSP1, GPIO. McBSP1, McBSP1 transmit clock CLKX1 (I/O/Z). This multiplexed between McASP0, McBSP1, GPIO. McBSP1, McBSP1 receive clock CLKR1 (I/O/Z). This multiplexed between McASP0, McBSP1, GPIO. McBSP1, McBSP1 transmit frame synchronization FSX1 (I/O/Z). This multiplexed between McASP0, McBSP1, GPIO. McBSP1, McBSP1 receive frame synchronization FSR1 (I/O/Z). This multiplexed between McASP0, McBSP1, GPIO. McBSP1, McBSP1 data transmit output (O/Z). This multiplexed between McASP0, McBSP1, GPIO. McBSP1, McBSP1 data receive input (I).
I/O/Z I/O/Z I/O/Z
Input, Output, High impedance, Supply voltage, Ground, Analog signal Internal pulldown, Internal pullup. more detailed information pullup/pulldown resistors situations where external pullup/pulldown resistors required, Section 3.9.1, Pullup/Pulldown Resistors. Specifies operating supply voltage each signal
Submit Documentation Feedback
Device Overview
TMS320C6424 Fixed-Point Digital Signal Processor
SPRS347B MARCH 2007 REVISED NOVEMBER 2007
Table 2-21. Multichannel Audio Serial Port (McASP0) Terminal Functions
SIGNAL NAME TYPE OTHER McASP0 AMUTEIN0/FSX1/ GP[109] AMUTE0/DR1/ GP[110] ACLKR0/CLKX0/ GP[99] AHCLKR0/CLKR0/ GP[101] ACLKX0/CLKX1/ GP[106] AHCLKX0/CLKR1/ GP[108] AFSR0/DR0/ GP[100] AFSX0/DX1/ GP[107] AXR0[3]/FSR0/ GP[102] AXR0[2]/FSX0/ GP[103] AXR0[1]/DX0/ GP[104] AXR0[0]/FSR1/ GP[105] I/O/Z I/O/Z I/O/Z I/O/Z I/O/Z I/O/Z DVDD33 DVDD33 DVDD33 DVDD33 DVDD33 DVDD33 DVDD33 DVDD33 DVDD33 DVDD33 DVDD33 DVDD33 This multiplexed between McASP0, McBSP1, GPIO. McASP0, McASP0 mute input AMUTEIN0 (I). This multiplexed between McASP0, McBSP1, GPIO. McASP0, McASP0 mute output AMUTE0 (O/Z). This multiplexed between McASP0, McBSP0, GPIO. McASP0, McASP0 receive clock ACLKR0 (I/O/Z). This multiplexed between McASP0, McBSP0, GPIO. McASP0, McASP0 receive high-frequency master clock AHCLKR0 (I/O/Z). This multiplexed between McASP0, McBSP1, GPIO. McASP0, McASP0 transmit clock ACLKX0 (I/O/Z). This multiplexed between McASP0, McBSP1, GPIO. McASP0, McASP0 transmit high-frequency master clock AHCLKX0 (I/O/Z). This multiplexed between McASP0, McBSP0, GPIO. McASP0, McASP0 receive frame synchronization AFSX0 (I/O/Z). This multiplexed between McASP0, McBSP1, GPIO. McASP0, McASP0 transmit frame synchronization AFSR0 (I/O/Z). This multiplexed between McASP0, McBSP0, GPIO. McASP0, McASP0 transmit/receive (TX/RX) data AXR0[3] (I/O/Z). This multiplexed between McASP0, McBSP0, GPIO. McASP0, McASP0 transmit/receive (TX/RX) data AXR0[2] (I/O/Z). This multiplexed between McASP0, McBSP0, GPIO. McASP0, McASP0 transmit/receive (TX/RX) data AXR0[1] (I/O/Z). This multiplexed between McASP0, McBSP1, GPIO. McASP0, McASP0 transmit/receive (TX/RX) data AXR0[0] (I/O/Z). DESCRIPTION
I/O/Z
I/O/Z
I/O/Z
I/O/Z
I/O/Z
I/O/Z
Input, Output, High impedance, Supply voltage, Ground, Analog signal Internal pulldown, Internal pullup. more detailed information pullup/pulldown resistors situations where external pullup/pulldown resistors required, Section 3.9.1, Pullup/Pulldown Resistors. Specifies operating supply voltage each signal
Device Overview
Submit Documentation Feedback
TMS320C6424 Fixed-Point Digital Signal Processor
SPRS347B MARCH 2007 REVISED NOVEMBER 2007
Table 2-22. UART0 UART1 Terminal Functions
SIGNAL NAME TYPE OTHER UART1 TINP1L/ URXD1/ GP[56] TOUT1L/ UTXD1/ GP[55] URXD0/ GP[85] UTXD0/ GP[86] UCTS0/ GP[87] URTS0/ PWM0/ GP[88] I/O/Z DVDD33 DVDD33 This multiplexed between Timer UART1 (Data), GPIO. UART1 this receive data input URXD1. This multiplexed between Timer UART1 (Data), GPIO. UART1 this transmit data output UTXD1. UART0 I/O/Z I/O/Z I/O/Z I/O/Z DVDD33 DVDD33 DVDD33 DVDD33 This multiplexed between UART0 (Data) GPIO. When used UART0 this receive data input URXD0. This multiplexed between UART0 (Data) GPIO. UART0 mode, this transmit data output UTXD0. This multiplexed between UART0 (Flow Control) GPIO. UART0 mode, this clear send input UCTS0. This multiplexed between UART0 (Flow Control), PWM0, GPIO. UART0 mode, this ready send output URTS0. DESCRIPTION
I/O/Z
Input, Output, High impedance, Supply voltage, Ground, Analog signal Internal pulldown, Internal pullup. more detailed information pullup/pulldown resistors situations where external pullup/pulldown resistors required, Section 3.9.1, Pullup/Pulldown Resistors. Specifies operating supply voltage each signal
Submit Documentation Feedback
Device Overview
TMS320C6424 Fixed-Point Digital Signal Processor
SPRS347B MARCH 2007 REVISED NOVEMBER 2007
Table 2-23. PWM0, PWM1, PWM2 Terminal Functions
SIGNAL NAME TYPE OTHER PWM2 CLKOUT0/PWM2/ GP[84] I/O/Z DVDD33 This multiplexed between System Clock generator (PLL1), PWM2, GPIO. PWM2, this output PWM2. PWM1 GP[4]/PWM1 I/O/Z DVDD33 This multiplexed between GPIO PWM1. PWM1, this output PWM1. PWM0 URTS0/PWM0/ GP[88] I/O/Z DVDD33 This multiplexed between UART0 (Flow Control), PWM0, GPIO. PWM0, this output PWM0. DESCRIPTION
Input, Output, High impedance, Supply voltage, Ground, Analog signal Internal pulldown, Internal pullup. more detailed information pullup/pulldown resistors situations where external pullup/pulldown resistors required, Section 3.9.1, Pullup/Pulldown Resistors. Specifies operating supply voltage each signal
Device Overview
Submit Documentation Feedback
TMS320C6424 Fixed-Point Digital Signal Processor
SPRS347B MARCH 2007 REVISED NOVEMBER 2007
Table 2-24. Timer Timer Timer Terminal Functions
SIGNAL NAME TYPE OTHER Timer external pins. Timer (watchdog) peripheral pins pinned external pins. Timer TINP1L/ URXD1/ GP[56] TOUT1L/ UTXD1/ GP[55] CLKS1/ TINP0L/ GP[98] CLKS0/ TOUT0L/ GP[97] I/O/Z DVDD33 DVDD33 This multiplexed between Timer UART1 (Data), GPIO. Timer this timer input lower 32-bit counter This multiplexed between Timer UART1, GPIO. Timer this timer output lower 32-bit counter Timer I/O/Z DVDD33 DVDD33 This multiplexed between McBSP1, Timer GPIO. Timer this timer input lower 32-bit counter This multiplexed between McBSP0, Timer GPIO. Timer this timer output lower 32-bit counter DESCRIPTION
I/O/Z
I/O/Z
Input, Output, High impedance, Supply voltage, Ground, Analog signal Internal pulldown, Internal pullup. more detailed information pullup/pulldown resistors situations where external pullup/pulldown resistors required, Section 3.9.1, Pullup/Pulldown Resistors. Specifies operating supply voltage each signal
Submit Documentation Feedback
Device Overview
TMS320C6424 Fixed-Point Digital Signal Processor
SPRS347B MARCH 2007 REVISED NOVEMBER 2007
Table 2-25. Multiplexed GPIO Terminal Functions
SIGNAL NAME TYPE OTHER GPIO GPIO pins C6424 device multiplexed with other peripherals functions (e.g., PCI, HPI, VLYNQ, EMAC/MDIO, McASP0, McBSP0, McBSP1, Timer Timer UART0, UART1, PWM0, PWM1, PWM2, EMIFA, CLKOUT0 pin), peripheral-specific Terminal Functions tables GPIO multiplexing. Input, Output, High impedance, Supply voltage, Ground, Analog signal Internal pulldown, Internal pullup. more detailed information pullup/pulldown resistors situations where external pullup/pulldown resistors required, Section 3.9.1, Pullup/Pulldown Resistors. Specifies operating supply voltage each signal DESCRIPTION
Device Overview
Submit Documentation Feedback
TMS320C6424 Fixed-Point Digital Signal Processor
SPRS347B MARCH 2007 REVISED NOVEMBER 2007
Table 2-26. Standalone GPIO Terminal Functions
SIGNAL NAME TYPE OTHER Standalone GPIO GP[22]/ (BOOTMODE0) GP[23]/ (BOOTMODE1) GP[24]/ (BOOTMODE2) GP[25]/ (BOOTMODE3) GP[26]/ (FASTBOOT) GP[53] GP[54] I/O/Z I/O/Z I/O/Z I/O/Z I/O/Z I/O/Z I/O/Z DVDD33 DVDD33 DVDD33 DVDD33 DVDD33 DVDD33 DVDD33 This standalone functions GPIO This standalone functions GPIO These pins function boot configuration pins during device reset. After device reset, these pins function standalone general-purpose input/output (GPIO). DESCRIPTION
Input, Output, High impedance, Supply voltage, Ground, Analog signal Internal pulldown, Internal pullup. more detailed information pullup/pulldown resistors situations where external pullup/pulldown resistors required, Section 3.9.1, Pullup/Pulldown Resistors. Specifies operating supply voltage each signal
Submit Documentation Feedback
Device Overview
TMS320C6424 Fixed-Point Digital Signal Processor
SPRS347B MARCH 2007 REVISED NOVEMBER 2007
Table 2-27. Reserved Terminal Functions
SIGNAL NAME TYPE OTHER RESERVED RSV1 RSV2 RSV3 RSV4 RSV5 RSV6 RSV7 RSV8 RSV9 RSV10 RSV11 RSV12 RSV13 RSV14 RSV15 Reserved. (Leave unconnected, connect power ground) Reserved. (Leave unconnected, connect power ground) Reserved. (Leave unconnected, connect power ground) Reserved. (Leave unconnected, connect power ground) Reserved. (Leave unconnected, connect power ground) Reserved. This must tied directly normal device operation. Reserved. (Leave unconnected, connect power ground) Reserved. (Leave unconnected, connect power ground) Reserved. (Leave unconnected, connect power ground) Reserved. (Leave unconnected, connect power ground) Reserved. This must tied directly normal device operation. Reserved. This must tied directly normal device operation. Reserved. This must tied directly normal device operation. Reserved. This must tied directly normal device operation. Reserved. This must tied directly normal device operation. DESCRIPTION
Input, Output, High impedance, Supply voltage, Ground, Analog signal Internal pulldown, Internal pullup. more detailed information pullup/pulldown resistors situations where external pullup/pulldown resistors required, Section 3.9.1, Pullup/Pulldown Resistors. Specifies operating supply voltage each signal
Device Overview
Submit Documentation Feedback
TMS320C6424 Fixed-Point Digital Signal Processor
SPRS347B MARCH 2007 REVISED NOVEMBER 2007
Table 2-28. Supply Terminal Functions
SIGNAL NAME DVDD33 Input, Output, High impedance, Supply voltage, Ground, Analog signal supply voltage (see Section 6.3.3, Power-Supply Decoupling.) TYPE OTHER SUPPLY VOLTAGE PINS DESCRIPTION
Submit Documentation Feedback
Device Overview
TMS320C6424 Fixed-Point Digital Signal Processor
SPRS347B MARCH 2007 REVISED NOVEMBER 2007
Table 2-28. Supply Terminal Functions (continued)
SIGNAL NAME DVDDR2 CVDD AB21 AB22 1.20 supply voltage (-6, -5Q, -5S, -4Q, devices) 1.05 core supply voltage devices when SYSCLK1 MHz) (see Power-Supply Decoupling section this data manual) DDR2 supply voltage (see Power-Supply Decoupling section this data manual) TYPE OTHER DESCRIPTION
Device Overview
Submit Documentation Feedback
TMS320C6424 Fixed-Point Digital Signal Processor
SPRS347B MARCH 2007 RE

Other recent searches


KTIR0421DS - KTIR0421DS   KTIR0421DS Datasheet
KPK-3520MGC - KPK-3520MGC   KPK-3520MGC Datasheet
IS65C256AL - IS65C256AL   IS65C256AL Datasheet
IS62C256AL - IS62C256AL   IS62C256AL Datasheet
HFA3860A - HFA3860A   HFA3860A Datasheet
CMR1U-01M - CMR1U-01M   CMR1U-01M Datasheet
CMR1U-02M - CMR1U-02M   CMR1U-02M Datasheet
CMR1U-04M - CMR1U-04M   CMR1U-04M Datasheet
CMR1U-06M - CMR1U-06M   CMR1U-06M Datasheet
CMR1U-10M - CMR1U-10M   CMR1U-10M Datasheet
BP4-6 - BP4-6   BP4-6 Datasheet

 

Privacy Policy | Disclaimer
© 2012 Datasheet Archive