Series Software Synopsys FPGA Compiler Implementation Flow M
|
|
|
Top Searches for this datasheet
ALLIANCE
Series Software
Synopsys FPGA Compiler Implementation Flow
Module Generators
Party Schematic Simulator
require user defined symbol part Xilinx provided interface. .VHD
LogiBLOX
CORE Generator
.NGC= Xilinx Binary Netlist
.VEI .VHI
Verilog VHDL Instantiation
State Diagram State Diagram Editor Editor
VHDL Verilog
Schematic Design Schematic Design Editor Editor
VHDL Verilog Black Instantiation EDIF
Editor Editor
VHDL Verilog
Synthesis DesignWare Libraries Timing
Functional Simulation Flow CORE Generator Timing Simulation Flow VHDL Verilog
Requirements
LogiBLOX
Party Party
Xilinx
Tools
UNIFIED Gates UniSim VITAL Verilog SimPrim VITAL, Verilog, Gates Test Bench
FPGA Compiler FPGA Compiler
DC2NCF
SYNOPSYS
EDIF
Timing Constraints
SXNF SEDIF Synopsys Synopsys EDIF (SEDIF Virtex Spartan
VHDL Verilog
JEDEC
Reports
Command File Test Vectors
User Constraints File
Functional Simulation Flow
0010417
ALLIANCE
Series Software
Synopsys FPGA Compiler Information
Guide Overview
Device Architecture Support
FPGA Product Family Spartan Virtex XC4000X CPLD Product Family XC9500
Setup FPGA Compiler .synopsys_dc.setup file
template.synopsys_dc.setup_fc examples $XILINX/synopsys/examples. correct information your target speed grade. Modify paths your setup.
Recommended Settings
Please refer your A2.1i software installation example: template.synopsys_dc.setup_fc .synopsys_vss.setup runscript files $XILINX/synopsys/examples
Create compile script read your input files
example compile scripts $XILINX/synopsys/examples guide. Create compile script read files design.
Xilinx Contacts Technical Support
World Wide Web: http://www.xilinx.com North America 1-800-255-7778 hotline@xilinx.com United Kingdom 1932-820821 ukhelp@xilinx.com France 1-3463-0100 frhelp@xilinx.com Japan 3-3297-9163 jhotline@xilinx.com
Synthesize design running compile script with dc_shell design_analyzer
Compile design running: dc_shell runscript |tee run.log design analyzer Either step will produce .sxnf file
Synopsys Contacts Technical Support
World Wide Web: http://www.synopsys.com United States 1-800-245-8005 support_center@synopsys.com
Place Route .sxnf .sedif file using A2.1i software
Place route synthesized design UNIX A2.1i commands Design Manager GUI. .sedif Virtex Spartan
0010417
Other recent searches
XNC2LUG147D - XNC2LUG147D XNC2LUG147D Datasheet
WP130WDT - WP130WDT WP130WDT Datasheet
SRC4192 - SRC4192 SRC4192 Datasheet
SRC4193 - SRC4193 SRC4193 Datasheet
SD1398 - SD1398 SD1398 Datasheet
S10A360FR - S10A360FR S10A360FR Datasheet
CXA2094Q - CXA2094Q CXA2094Q Datasheet
2SD1756 - 2SD1756 2SD1756 Datasheet
Privacy Policy | Disclaimer
© 2012 Datasheet Archive
