| The Datasheet Archive - 100 Million Datasheets from 7500 Manufacturers. |
SN54 74LS114A offers common clock common clear inputs individual input
Top Searches for this datasheetSN54/74LS114A DUAL NEGATIVE EDGE-TRIGGERED FLIP-FLOP SN54 74LS114A offers common clock common clear inputs individual inputs. These monolithic dual flip-flops designed that when clock goes HIGH, inputs enabled data will accepted. logic level inputs allowed change when clock pulse HIGH bistable will perform according truth table long minimum set-up times observed. Input data transferred outputs negative-going edge clock pulse. DUAL NEGATIVE EDGE-TRIGGERED FLIP-FLOP POWER SCHOTTKY LOGIC DIAGRAM (Each Flip-Flop) SUFFIX CERAMIC CASE 632-08 5(9) 6(8) CLEAR (CD) OTHER FLIP-FLOP 4(10) (SD) 2(12) SUFFIX PLASTIC CASE 646-06 3(11) CLOCK (CP) SUFFIX SOIC CASE 751A-02 ORDERING INFORMATION MODE SELECT TRUTH TABLE INPUTS OPERATING MODE Reset (Clear) *Undetermined Toggle Load (Reset) Load (Set) Hold OUTPUTS SN54LSXXXJ SN74LSXXXN SN74LSXXXD Ceramic Plastic SOIC LOGIC SYMBOL Both outputs will HIGH while both LOW, output states unpredictable HIGH simultaneously. HIGH Voltage Level Voltage Level Don't Care Lower case letters indicate state referenced input output) set-up time prior HIGH clock transition. FAST DATA SN54/74LS114A GUARANTEED OPERATING RANGES Symbol Supply Voltage Operating Ambient Temperature Range Output Current High Output Current Parameter 4.75 5.25 Unit CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise specified) Limits Symbol Parameter Input HIGH Voltage Input Voltage Input Clamp Diode Voltage Output HIGH Voltage Output Voltage Clear Clock Input HIGH Current Clear Clock Clear, Clock 0.35 0.65 0.25 Unit Test Conditions Guaranteed Input HIGH Voltage Inputs Guaranteed Input Voltage Inputs MIN, MIN, MAX, MIN, MAX, Truth Table MIN, Truth Table MAX, MAX, Input Current MAX, Output Short Circuit Current (Note Power Supply Current Note more than output should shorted time, more than second. CHARACTERISTICS 25°C, Limits Symbol fMAX tPLH tPHL Parameter Maximum Clock Frequency Propagation Delay, Clock, Clear, Output Unit Test Conditions SETUP REQUIREMENTS 25°C, Limits Symbol Parameter Clock Pulse Width High Clear, Pulse Width Setup Time Hold Time Unit Test Conditions FAST DATA Other recent searchesSM1822-44 - SM1822-44 SM1822-44 Datasheet SCHS249B - SCHS249B SCHS249B Datasheet PE4304 - PE4304 PE4304 Datasheet MC145482 - MC145482 MC145482 Datasheet ICS580-01 - ICS580-01 ICS580-01 Datasheet ICS581-01 - ICS581-01 ICS581-01 Datasheet ICS581-02 - ICS581-02 ICS581-02 Datasheet EMC1402 - EMC1402 EMC1402 Datasheet EFM-260R - EFM-260R EFM-260R Datasheet CN015 - CN015 CN015 Datasheet 8xC166 - 8xC166 8xC166 Datasheet 8xC166W - 8xC166W 8xC166W Datasheet
Privacy Policy | Disclaimer |