Dual-VCXO/Triple-PLL Programmable Clock Generator April 2000

The Datasheet Archive - 100 Million Datasheets from 7500 Manufacturers.

Dual-VCXO/Triple-PLL Programmable Clock Generator April 2000

Datasheet Thumbnail

Top Searches for this datasheet

FS6219
Dual-VCXO/Triple-PLL Programmable Clock Generator
April 2000
Features
Description
voltage-controlled crystal oscillators (VCXO) Three fully programmable phase-locked loops (PLL) Three system clock frequency outputs C-bus serial interface volt operation (contact factory volt versions) Compact 16-pin SOIC (0.150") package
Figure Configuration
XTUNEA ADDR
XTUNEB CLKC CLKB CLKA
FS6219 monolithic CMOS clock generator designed minimize cost component count digital video audio systems. fully independent VCXOs permit accurate simulaneous phase locking generated clocks independent sources, such satellite cable delivered video terrestrial broadcasts. Three fully independent, fully programmable PLLs with flexible post-dividers permit generation desired clock frequencies precisely, with added "synthesis" errors. FS6219 makes latest technology clock period jitter cumulative jitter. ADDR permits FS6219 uniquely con2 trolled single bus. full read/write slave capability FS6219 allows device programming completely verified. Contact factory custom requirements.
Figure Device Block Diagram
XTUNEA CLKA
Crystal Oscillator
Crystal Oscillator
XTUNEB
FPLLA FPLLB FPLLC
FS6219
Post-Divider
Source Select
Source Select
Post-Divider
Source Select
CLKB
Post-Divider
CLKC
Interface (Read Write Slave)
FS6219
This document contains information preproduction product. Specifications information herein subject change without notice.
ISO9001
4.28.00
FS6219
Dual-VCXO/Triple-PLL Programmable Clock Generator
Preliminary Information Table Descriptions
Key: Analog Input; Analog Output; Digital Input; Input with Internal Pull-Up; Input with Internal Pull-Down; Digital Input/Output; DI-3 Three-Level Digital Input, Digital Output; Power/Ground; Active
April 2000
TYPE DIUO
NAME XTUNEA ADDR CLKA CLKB CLKC XTUNEB Crystal Oscillator Drive Crystal Oscillator Feedback
DESCRIPTION
Crystal Oscillator Voltage Tuning Input Serial Interface Clock Input Serial Interface Data Input/Output Power Supply (+3.3V nominal) Serial Interface Address Select Ground Clock Output Clock Output Power Supply (+3.3V nominal) Clock Output Ground Crystal Oscillator Voltage Tuning Input Crystal Oscillator Feedback Crystal Oscillator Drive
Note: When applying external reference clock FS6219, should capacitively coupled pins. and/or pins should floating connection).
FS6219 VCXO Typical Characteristic
-100 -150 -200 V(XTUNE) volts
ISO9001
Deviation
4.28.00
FS6219
Dual-VCXO/Triple-PLL Programmable Clock Generator
April 2000
Programming Information
Table Register (Note: Register Bits cleared zero power-up.)
ADDRESS BYTE BYTE BYTE BYTE BYTE BYTE BYTE BYTE BYTE BYTE BYTE BYTE BYTE BYTE BYTE BYTE SRCPLL_A[1:0] PDPLL_A FBKDIV_A[7:3] M-Counter REFDIV_A[7:0] SRCPLL_B[1:0] PDPLL_B FBKDIV_B[7:3] M-Counter REFDIV_B[7:0] LFTC_A CP_A FBKDIV_A[10:8] M-Counter FBKDIV_A[2:0] A-Counter SRCPLL_C[1:0] TSCLK_C TSCLK_B TSCLK_A STOPCLK_C STOPCLK_B STOPCLK_A
SRCCLK_C[2:0] SRCCLK_B[2:0] SRCCLK_A[2:0] SRCPOST_C[2:0] SRCPOST_B[2:0] SRCPOST_A[2:0]
MODPOST_C[3:0] MODPOST_B[3:0] MODPOST_A[3:0] PDPLL_C LFTC_C CP_C FBKDIV_C[7:3] M-Counter REFDIV_C[7:0] LFTC_B CP_B
FBKDIV_C[10:8] M-Counter FBKDIV_C[2:0] A-Counter FBKDIV_B[10:8] M-Counter FBKDIV_B[2:0] A-Counter
Control Assignment
Table Divider Control Bits
NAME REFDIV_x[7:0] DESCRIPTION REFerence DIVider (NR) FeedBacK DIVider (NF) FBKDIV_x[10:0] FBKDIV_x[2:0] FBKDIV_x[10:3] A-Counter Value M-Counter Value
control altered during device operation, including those bits controlling Reference Feedback Dividers, output frequency will slew smoothly glitch-free manner) frequency. slew rate related programmed charge pump current loop filter time constant. However, programming changes Post Divider control bits will cause glitch operating clock output.
Table Post-Divider Control Bits
NAME MODPOST_x[3:0] DESCRIPTION Modulus POST divider (see Table Post Divider Modulus)
Table Power-Down Bits
NAME DESCRIPTION Power-Down PDPLL_x Power Power
Table Stop
NAME DESCRIPTION Stop STOPCLK_x Bit=0 Bit=1 Normal, running Stopped
ISO9001
4.28.00
FS6219
Dual-VCXO/Triple-PLL Programmable Clock Generator
Preliminary Information Table Post Divider Modulus
DIVIDE SRCCLK_x Source Select Bit[1] Bit[0] Post-Divider Post-Divider Post-Divider TEST MODE SRCPOST_x
April 2000
Table Post-Divider Source Select Bits
NAME DESCRIPTION Post-Divider Reference Source Select Bit[2] Bit[1] Bit[0] Reference Frequency Reference Frequency Frequency Frequency Frequency Shutdown Post-Divider
Table Source Select Bits
NAME DESCRIPTION
Table Reference Source Select Bits
NAME DESCRIPTION Reference Source Select Bit[1] SRCPLL_A Bit[1] SRCPLL_B Bit[1] SRCPLL_C Bit[0] Bit[0] Bit[0] Reference Frequency Reference Frequency Frequency Frequency Reference Frequency Reference Frequency Frequency Frequency LFTC_x Reference Frequency Reference Frequency Frequency Frequency TSCLK_x
Table Tri-State
NAME DESCRIPTION Source Select Bit=0 Bit=1 Normal, enabled Tri-Stated
Reference Source Select
Table Tuning Bits
NAME DESCRIPTION Loop Filter Time Constant Time Constant t.b.d. Time Constant t.b.d.
Reference Source Select CP_x
Charge Pump Current PLL"x" Current t.b.d. Current t.b.d.
ISO9001
4.28.00
FS6219
Dual-VCXO/Triple-PLL Programmable Clock Generator
April 2000
Electrical Specifications
Table Absolute Maximum Ratings
Stresses above those listed under Absolute Maximum Ratings cause permanent damage device. These conditions represent stress rating only, functional operation device these other conditions above operational limits noted this specification implied. Exposure maximum rating conditions extended conditions affect device performance, functionality, reliability.
PARAMETER Supply Voltage (VSS ground) Input Voltage, Output Voltage, Input Clamp Current, VDD) Output Clamp Current, VDD) Storage Temperature Range (non-condensing) Ambient Temperature Range, Under Bias Junction Temperature Lead Temperature (soldering, 10s) Input Static Discharge Voltage Protection (MIL-STD 883E, Method 3015.7)
SYMBOL
MIN. VSS-0.5 VSS-0.5 VSS-0.5
MAX. VDD+0.5 VDD+0.5
UNITS
CAUTION: ELECTROSTATIC SENSITIVE DEVICE
Permanent damage resulting loss functionality performance occur this device subjected high-energy electrostatic discharge.
Table Operating Conditions
PARAMETER Supply Voltage (3.3 volt system) Ambient Operating Temperature Range Crystal Resonator Frequency SYMBOL fXTAL Fundamental Mode CONDITIONS/DESCRIPTION MIN. 13.5 TYP. MAX. UNITS
ISO9001
4.28.00
FS6219
Dual-VCXO/Triple-PLL Programmable Clock Generator
Preliminary Information Table Electrical Specifications
Unless otherwise stated, 3.3V load output, ambient temperature range 70°C. Parameters denoted with asterisk represent nominal characterization data production tested specific limits. Where given, characterization data typical. Negative currents indicate current flows device.
April 2000
PARAMETER Overall Supply Current, Dynamic, with Loaded Outputs Voltage Controlled Crystal Oscillator
SYMBOL
CONDITIONS/DESCRIPTION
MIN.
TYP.
MAX.
UNITS
Crystal Loading Capacitance Crystal Resonator Motional Capacitance VCXO Tuning Range Crystal Frequency Change VCXO Tuning Characteristic Crystal Drive Level Clock Outputs (CLKA, CLKB, CLKC) High-Level Output Source Current* Low-Level Output Sink Current Output Impedance Short Circuit Source Current Short Circuit Sink Current
CL(xtal)
seen crystal connected XOUT VXTUNE 1.5V) PURCHASE CRYSTAL THIS VALUE CLOAD
C1(xtal)
Active tuning range fXTAL 13.5MHz; CL(xtal) 20pF; C1(xtal) 25fF VXTUNE
ppm/V
Note: positive delta positive delta RXTAL=20; 20pF
IOSH IOSL
2.0V 0.4V 0.1VDD; output driving high 0.1VDD; output driving shorted 30s, max. 3.3V; shorted 30s, max.
Table Timing Specifications
Unless otherwise stated, 3.3V load output, ambient temperature range 70°C. Parameters denoted with asterisk represent nominal characterization data production tested specific limits. Where given, characterization data typical.
PARAMETER Clock Outputs (CLKA, CLKB, CLKC) Duty Cycle Rise Time Fall Time
SYMBOL
CONDITIONS/DESCRIPTION
MIN.
TYP.
MAX.
UNITS
Ratio high pulse width measured from rising edge next falling edge 1.4V) clock period 3.3V; 0.3V 3.0V; 15pF 3.3V; 3.0V 0.3V; 15pF
ISO9001
4.28.00
FS6219
Dual-VCXO/Triple-PLL Programmable Clock Generator
April 2000
Package Information
Table 16-pin SOIC (0.150") Package Dimensions
DIMENSIONS INCHES MIN. 0.061 0.004 0.055 0.013 0.0075 0.386 0.150 0.230 0.010 0.016 MAX. 0.068 0.0098 0.061 0.019 0.0098 0.393 0.157 0.244 0.016 0.035 MILLIMETERS MIN. 1.55 0.102 1.40 0.33 0.191 9.80 3.81 5.84 0.25 0.41 MAX. 1.73
0.249 1.55 0.49 0.249 9.98 3.99 6.20 0.41 0.89
RADII: 0.005" 0.01"
typ.
SEATING PLANE
0.050
1.27
BASE PLANE
Table 16-pin SOIC (0.150") Package Characteristics
PARAMETER Thermal Impedance, Junction Free-Air 16-pin 0.150" SOIC Lead Inductance, Self Lead Inductance, Mutual Lead Capacitance, Bulk SYMBOL CONDITIONS/DESCRIPTION flow Corner lead Center lead lead adjacent lead lead TYP. UNITS °C/W
ISO9001
4.28.00
FS6219
Dual-VCXO/Triple-PLL Programmable Clock Generator
April 2000
Ordering Information
Table Device Ordering Codes
DEVICE NUMBER ORDERING CODE PACKAGE TYPE 16-pin (0.150") SOIC (Small Outline Package) OPERATING TEMPERATURE RANGE (Commercial) SHIPPING CONFIGURATION Tape Reel
FS6219
12025-801
Revision Information
DATE 4/27/00 PAGE DESCRIPTION Fixed formatting errors
Purchase components American Microsystems, Inc., sublicensed Associated Compa2 nies conveys license under Philips Patent Rights these components system, provided that system conforms Standard Specification defined Philips. Copyright 2000 American Microsystems, Inc. Devices sold covered warranty patent indemnification provisions appearing Terms Sale only. makes warranty, express, statutory implied description, regarding information forth herein regarding freedom described devices from patent infringement. makes warranty merchantability fitness purposes. reserves right discontinue production change specifications prices time without notice. AMI's products intended commercial applications. Applications requiring extended temperature range, unusual environmental requirements, high reliability applications, such military, medical life-support life-sustaining equipment, specifically recommended without additional processing such applications. American Microsystems, Inc., 2300 Buckskin Rd., Pocatello, 83201, (208) 233-4690, (208) 234-6796, Address: http://www.amis.com E-mail: tgp@amis.com
ISO9001
4.28.00

Dual-VCXO/Triple-PLL Programmable Clock Generator April 2000

Top Searches for this datasheet

Other recent searches