Supplemental Datasheet Information This supplemental information

The Datasheet Archive - 100 Million Datasheets from 7500 Manufacturers.

Supplemental Datasheet Information This supplemental information

Datasheet Thumbnail

Top Searches for this datasheet

GS881Z18/32/36AD
Supplemental Datasheet Information
This supplemental information applies GS881Z18/36AT datasheet, which will find attached this document. This supplement includes package offering (the 165-bump BGA-Package well additional organization (x32, which only offered this part).
Specifications cited subject change without notice. latest documentation http://www.gsitechnology.com.
GS881Z18/32/36AD
Supplemental Datasheet Information
Bump BGA-x18 Commom I/O-Top View (Package
VDDQ VDDQ VDDQ VDDQ VDDQ VDDQ VDDQ VDDQ VDDQ VDDQ VDDQ VDDQ VDDQ VDDQ VDDQ VDDQ VDDQ VDDQ VDDQ VDDQ
Bump BGA-13 Body-1.0 Bump Pitch
Specifications cited subject change without notice. latest documentation http://www.gsitechnology.com.
GS881Z18/32/36AD
Supplemental Datasheet Information
Bump BGA-x32 Common I/O-Top View (Package
VDDQ VDDQ VDDQ VDDQ VDDQ VDDQ VDDQ VDDQ VDDQ VDDQ VDDQ VDDQ VDDQ VDDQ VDDQ VDDQ VDDQ VDDQ VDDQ VDDQ
Bump BGA-13 Body-1.0 Bump Pitch
Specifications cited subject change without notice. latest documentation http://www.gsitechnology.com.
GS881Z18/32/36AD
Supplemental Datasheet Information
Bump BGA-x36 Common I/O-Top View (Package
VDDQ VDDQ VDDQ VDDQ VDDQ VDDQ VDDQ VDDQ VDDQ VDDQ VDDQ VDDQ VDDQ VDDQ VDDQ VDDQ VDDQ VDDQ VDDQ VDDQ
Bump BGA-13 Body-1.0 Bump Pitch
Specifications cited subject change without notice. latest documentation http://www.gsitechnology.com.
GS881Z18/32/36AD
Supplemental Datasheet Information
GS881Z18/32/36AD 165-Bump Description
Symbol
A17, A18, DQA1-DQA9 DQB1-DQB9 DQC1-DQC9 DQD1-DQD9 VDDQ
Type
Description
Address field LSBs Address Counter Preset Inputs Address Inputs Address Inputs Data Input Output pins Byte Write Enable DQA, DQB, DQC, I/Os; active Connect Clock Input Signal; active high Clock Enable; active Write Enable; active Chip Enable; active Chip Enable; active Chip Enable; active high Output Enable; active Burst address counter advance enable; active high Sleep mode control; active high Flow Through Pipeline mode; active Linear Burst Order mode; active Scan Test Mode Select Scan Test Data Scan Test Data Scan Test Clock Must Connect High Core power supply Core Ground Output driver power supply
Specifications cited subject change without notice. latest documentation http://www.gsitechnology.com.
GS881Z18/32/36AD
Supplemental Datasheet Information
Package Dimensions-165-Bump FPBGA (Package
CORNER VIEW BOTTOM VIEW (165x) CORNER
10.0
15±0.07
14.0
0.45±0.05 0.25
0.15
0.20(4x)
13±0.07
Specifications cited subject change without notice. latest documentation http://www.gsitechnology.com.
0.25~0.40 1.20 MAX.
(0.26)
SEATING PLANE
GS881Z18/32/36AD
Supplemental Datasheet Information
Ordering Information
512K 512K 512K 512K 512K 512K 256K 256K 256K 256K 256K 256K 256K 256K 256K 256K 256K 256K 512K 512K 512K 512K 512K 512K 256K 256K
Part Number1
GS881Z18AD-250 GS881Z18AD-225 GS881Z18AD-200 GS881Z18AD-166 GS881Z18AD-150 GS881Z18AD-133 GS881Z32AD-250 GS881Z32AD-225 GS881Z32AD-200 GS881Z32AD-166 GS881Z32AD-150 GS881Z32AD-133 GS881Z36AD-250 GS881Z36AD-225 GS881Z36AD-200 GS881Z36AD-166 GS881Z36AD-150 GS881Z36AD-133 GS881Z18AD-250I GS881Z18AD-225I GS881Z18AD-200I GS881Z18AD-166I GS881Z18AD-150I GS881Z18AD-133I GS881Z32AD-250I GS881Z32AD-225I
Type
Pipeline/Flow Through Pipeline/Flow Through Pipeline/Flow Through Pipeline/Flow Through Pipeline/Flow Through Pipeline/Flow Through Pipeline/Flow Through Pipeline/Flow Through Pipeline/Flow Through Pipeline/Flow Through Pipeline/Flow Through Pipeline/Flow Through Pipeline/Flow Through Pipeline/Flow Through Pipeline/Flow Through Pipeline/Flow Through Pipeline/Flow Through Pipeline/Flow Through Pipeline/Flow Through Pipeline/Flow Through Pipeline/Flow Through Pipeline/Flow Through Pipeline/Flow Through Pipeline/Flow Through Pipeline/Flow Through Pipeline/Flow Through
Package
Speed2 (MHz/ns)
250/5.5 225/6 200/6.5 166/7 150/7.5 133/8.5 250/5.5 225/6 200/6.5 166/7 150/7.5 133/8.5 250/5.5 225/6 200/6.5 166/7 150/7.5 133/8.5 250/5.5 225/6 200/6.5 166/7 150/7.5 133/8.5 250/5.5 225/6
Status
Notes: Customers requiring delivery Tape Reel should character part number. Example: GS88136AD-100IT. speed column indicates cycle frequency (MHz) device Pipeline mode latency (ns) Flow Through mode. Each device Pipeline/Flow Through mode-selectable user. Commercial Temperature Range. Industrial Temperature Range. offers other versions this type device many different configurations with variety different features, only some which covered this data sheet. Technology site (www.gsitechnology.com) complete listing current offerings
Specifications cited subject change without notice. latest documentation http://www.gsitechnology.com.
GS881Z18/32/36AD
Supplemental Datasheet Information
Ordering Information
256K 256K 256K 256K 256K 256K 256K 256K 256K 256K
Part Number1
GS881Z32AD-200I GS881Z32AD-166I GS881Z32AD-150I GS881Z32AD-133I GS881Z36AD-250I GS881Z36AD-225I GS881Z36AD-200I GS881Z36AD-166I GS881Z36AD-150I GS881Z36AD-133I
Type
Pipeline/Flow Through Pipeline/Flow Through Pipeline/Flow Through Pipeline/Flow Through Pipeline/Flow Through Pipeline/Flow Through Pipeline/Flow Through Pipeline/Flow Through Pipeline/Flow Through Pipeline/Flow Through
Package
Speed2 (MHz/ns)
200/6.5 166/7 150/7.5 133/8.5 250/5.5 225/6 200/6.5 166/7 150/7.5 133/8.5
Status
Notes: Customers requiring delivery Tape Reel should character part number. Example: GS88136AD-100IT. speed column indicates cycle frequency (MHz) device Pipeline mode latency (ns) Flow Through mode. Each device Pipeline/Flow Through mode-selectable user. Commercial Temperature Range. Industrial Temperature Range. offers other versions this type device many different configurations with variety different features, only some which covered this data sheet. Technology site (www.gsitechnology.com) complete listing current offerings
Specifications cited subject change without notice. latest documentation http://www.gsitechnology.com.
100-Pin TQFP Commercial Temp Industrial Temp Features
User-configurable Pipeline Flow Through mode Turn Around) functionality allows zero wait read-write-read utilization Fully pin-compatible with both pipelined flow through NtRAMTM, NoBLand ZBTSRAMs IEEE 1149.1 JTAG-compatible Boundary Scan On-chip write parity checking; even selectable +10%/-10% core power supply supply Linear Interleave Burst mode Pin-compatible with devices Byte write operation (9-bit Bytes) chip enable signals easy depth expansion automatic power-down JEDEC-standard 100-lead TQFP package Pipeline 3-1-1-1 Flow Through 2-1-1-1 tCycle Curr (x18) Curr (x36) Curr (x18) Curr (x36) tCycle Curr (x18) Curr (x36) Curr (x18) Curr (x36) -250 -225 -200 -166 -150 -133 Unit
Pipelined Flow Through Synchronous SRAM
Functional Description
MHz-133
GS881Z18/36AT 9Mbit Synchronous Static SRAM. GSI's SRAMs, like ZBT, NtRAM, NoBL other pipelined read/double late write flow through read/single late write SRAMs, allow utilization available bandwidth eliminating need insert deselect cycles when device switched from read write cycles. Because synchronous device, address, data inputs, read/ write control inputs captured rising edge input clock. Burst order control (LBO) must tied power rail proper operation. Asynchronous inputs include Sleep mode enable, Output Enable. Output Enable used override synchronous control output drivers turn RAM's output drivers time. Write cycles internally self-timed initiated rising edge clock input. This feature eliminates complex offchip write pulse generation required asynchronous SRAMs simplifies input signal timing. GS881Z18/36AT configured user operate Pipeline Flow Through mode. Operating pipelined synchronous device, addition rising-edgetriggered registers that capture input signals, device incorporates rising-edge-triggered output register. read cycles, pipelined SRAM output data temporarily stored edge triggered output register during access cycle then released output drivers next rising edge clock. GS881Z18/36AT implemented with GSI's high performance CMOS technology available JEDECstandard 100-pin TQFP package.
Flow Through Pipelined SRAM Back-to-Back Read/Write Cycles
Clock Address Read/Write
1/32
Flow Through Data Pipelined Data
Rev: 1.02 7/2002
Specifications cited subject change without notice. latest documentation http://www.gsitechnology.com.
2001, Giga Semiconductor, Inc.
NoBL trademark Cypress Semiconductor Corp. NtRAM trademark Samsung Electronics trademark Integrated Device Technology, Inc.
GS881Z18AT Pinout
VDDQ DQB1 DQB2 VDDQ DQB3 DQB4 DQB5 DQB6 VDDQ DQB7 DQB8 DQB9 VDDQ
512K View
VDDQ DQA9 DQA8 DQA7 VDDQ DQA6 DQA5 DQA4 DQA3 VDDQ DQA2 DQA1 VDDQ
Rev: 1.02 7/2002
Specifications cited subject change without notice. latest documentation http://www.gsitechnology.com.
2/32 2001, Giga Semiconductor, Inc.
GS881Z36AT Pinout
DQC9 DQC8 DQC7 VDDQ DQC6 DQC5 DQC4 DQC3 VDDQ DQC2 DQC1 DQD1 DQD2 VDDQ DQD3 DQD4 DQD5 DQD6 VDDQ DQD7 DQD8 DQD9
256K View
DQB9 DQB8 DQB7 VDDQ DQB6 DQB5 DQB4 DQB3 VDDQ DQB2 DQB1 DQA1 DQA2 VDDQ DQA3 DQA4 DQA5 DQA6 VDDQ DQA7 DQA8 DQA9
Rev: 1.02 7/2002
Specifications cited subject change without notice. latest documentation http://www.gsitechnology.com.
3/32 2001, Giga Semiconductor, Inc.
100-Pin TQFP Descriptions
Symbol
A2-A17 DQA1-DQA9 DQB1-DQB9 DQC1-DQC9 DQD1-DQD9 VDDQ
Type
Description
Burst Address Inputs; Preload burst counter Address Inputs Address Input Clock Input Signal Byte Write signal data inputs DQA1-DQA9; active Byte Write signal data inputs DQB1-DQB9; active Byte Write signal data inputs DQC1-DQC9; active Byte Write signal data inputs DQD1-DQD9; active Write Enable; active Chip Enable; active Chip Enable-Active High. self decoded depth expansion Chip Enable-Active Low. self decoded depth expansion Output Enable; active Advance/Load; Burst address counter control Clock Input Buffer Enable; active Connect Byte Data Input Output pins Byte Data Input Output pins Byte Data Input Output pins Byte Data Input Output pins Power down control; active high Pipeline/Flow Through Mode Control; active Linear Burst Order; active low. Core power supply Ground Output driver power supply
Rev: 1.02 7/2002
4/32
2001, Giga Semiconductor, Inc.
Specifications cited subject change without notice. latest documentation http://www.gsitechnology.com.
GS881Z18/36A SRAM Functional Block Diagram
DQa-DQn
Parity Check
Write Data
Register
Write Data
Write Address
Burst Counter
Register
SA1' SA0'
Data Coherency
Read, Write
Control Logic
Write Address
Register
Match
A0-An
Rev: 1.02 7/2002
5/32
2001, Giga Semiconductor, Inc.
Specifications cited subject change without notice. latest documentation http://www.gsitechnology.com.
Write Drivers
Memory Array
Register
Sense Amps
Functional Details
Clocking
Deassertion Clock Enable (CKE) input blocks Clock input from reaching RAM's internal circuits. used suspend operations. Failure observe Clock Enable set-up hold requirements will result erratic operation.
Pipeline Mode Read Write Operations
inputs (with exception Output Enable, Linear Burst Order Sleep) synchronized rising clock edges. Single cycle read write operations must initiated with Advance/Load (ADV) held low, order load address. Device activation accomplished asserting three Chip Enable inputs (E1, E3). Deassertion Enable inputs will deactivate device. Function Read Write Byte Write Byte Write Byte Write Byte Write Bytes Write Abort/NOP
Read operation initiated when following conditions satisfied rising edge clock: asserted low, three chip enables (E1, active, write enable input signals deasserted high, asserted low. address presented address inputs latched address register presented memory core control logic. control logic determines that read access progress allows requested data propagate input output register. next rising edge clock read data allowed propagate through output register onto output pins. Write operation occurs when selected, active write input sampled rising edge clock. Byte Write Enable inputs (BA, determine which bytes will written. none activated. write cycle with Byte Write inputs active no-op cycle. pipelined SRAM provides double late write functionality, matching write command versus data pipeline length cycles) read command versus data pipeline length cycles). first rising edge clock, Enable, Write, Byte Write(s), Address registered. Data associated with that address required third rising edge clock.
Flow Through Mode Read Write Operations
Operation Flow Through mode very similar operations Pipeline mode. Activation read cycle Burst Address Counter identical. Flow Through mode device begin driving data immediately after address clocked into RAM, rather than holding data until following (second) clock edge. Therefore, Flow Through mode read pipeline cycle shorter than Pipeline mode. Write operations initiated same way, differ that write pipeline cycle shorter well, preserving ability turn from reads writes without inserting dead cycles. While pipelined RAMs implement double late write protocol, Flow Through mode single late write protocol mode observed. Therefore, Flow Through mode, address control registered first rising edge clock data required data input pins second rising edge clock.
Rev: 1.02 7/2002
6/32
2001, Giga Semiconductor, Inc.
Specifications cited subject change without notice. latest documentation http://www.gsitechnology.com.
Synchronous Truth Table
Operation
Deselect Cycle, Power Down Deselect Cycle, Power Down Deselect Cycle, Power Down Deselect Cycle, Continue Read Cycle, Begin Burst Read Cycle, Continue Burst NOP/Read, Begin Burst Dummy Read, Continue Burst Write Cycle, Begin Burst Write Cycle, Continue Burst NOP/Write Abort, Begin Burst Write Abort, Continue Burst Clock Edge Ignore, Stall Sleep Mode
Type Address
None None None None External Next External Next External Next None Next Current None
High-Z High-Z High-Z High-Z High-Z High-Z High-Z
Notes
1,10 1,2,10 1,3,10
High-Z 1,2,3,10 High-Z
Notes: Continue Burst cycles, whether read write, same control inputs. Deselect continue cycle only entered into Deselect cycle executed first. Dummy Read Write abort considered NOP's because SRAM performs operation. Write abort occurs when sampled Byte Write pins active Write operation performed. wired minimize number control signals provided SRAM. Output drivers will automatically turn during Write cycles. High occurs during pipelined Read cycle, will remain active (Low High occurs during Write cycle, will remain High Don't Care; Logic High; Logic Low; High Byte Write signals high; more Byte/Write signals inputs, except must meet setup hold times rising clock edge. Wait states inserted setting high. This device contains circuitry that ensures outputs High during power-up. 2-bit burst counter incorporated. address counter incriminated Burst continue cycles.
Rev: 1.02 7/2002
7/32
2001, Giga Semiconductor, Inc.
Specifications cited subject change without notice. latest documentation http://www.gsitechnology.com.
Pipelined Flow Through Read Write Control State Diagram
Deselect
Read
Write
Burst Read
Burst Write
Input Command Code
Notes:
Hold command (CKE Low) shown because prevents state change.
Transition
Current State Next State (n+1)
represent input command codes indicated Synchronous Truth Table.
Clock (CK)
Command
Current State
Next State
Current State Next State Definition Pipelined Flow Through Read/Write Control State Diagram
Rev: 1.02 7/2002
8/32
2001, Giga Semiconductor, Inc.
Specifications cited subject change without notice. latest documentation http://www.gsitechnology.com.
Pipeline Mode Data State Diagram
Intermediate Intermediate
High (Data
Intermediate Intermediate Intermediate
Data Valid)
High
Intermediate
Input Command Code
Notes:
Hold command (CKE Low) shown because prevents state change.
Transition
Current State
Transition Next State (n+2)
Intermediate State (N+1)
represent input command codes indicated Truth Tables.
Clock (CK)
Command
Current State
Intermediate State
Next State
Current State Next State Definition Pipeline Mode Data State Diagram
Rev: 1.02 7/2002
9/32
2001, Giga Semiconductor, Inc.
Specifications cited subject change without notice. latest documentation http://www.gsitechnology.com.
Flow Through Mode Data State Diagram
High (Data Data Valid)
High
Input Command Code
Notes:
Hold command (CKE Low) shown because prevents state change.
Transition
Current State Next State (n+1)
represent input command codes indicated Truth Tables.
Clock (CK)
Command
Current State
Next State
Current State Next State Definition for: Pipeline Flow through Read Write Control State Diagram
Rev: 1.02 7/2002
10/32
2001, Giga Semiconductor, Inc.
Specifications cited subject change without notice. latest documentation http://www.gsitechnology.com.
Burst Cycles
Although RAMs designed sustain 100% bandwidth eliminating turnaround cycle when there transition from read write, multiple back-to-back reads writes also performed. SRAMs provide on-chip burst address generator that utilized, desired, further simplify burst read write implementations. control pin, when driven high, commands SRAM advance internal address counter counter generated address read write SRAM. starting address first cycle burst cycle series loaded into SRAM driving low, into Load mode.
Burst Order
burst address counter wraps around initial state after four addresses (the loaded address three more) have been accessed. burst sequence determined state Linear Burst Order (LBO). When this low, linear burst sequence selected. When installed with tied high, Interleaved burst sequence selected. tables below details.
Mode Functions Mode Name
Burst Order Control Power Down Control
Name
State
Function
Linear Burst Interleaved Burst Active Standby,
Note: There pull-up devices pull-down device pin, those input pins unconnected chip will operate default states specified above tables.
Burst Counter Sequences
Linear Burst Sequence
Interleaved Burst Sequence A[1:0] A[1:0] A[1:0] A[1:0]
address address address address
A[1:0] A[1:0] A[1:0] A[1:0]
address address address address
Note: burst counter wraps initial state clock.
Note: burst counter wraps initial state clock.
1999.05.18
Rev: 1.02 7/2002
11/32
2001, Giga Semiconductor, Inc.
Specifications cited subject change without notice. latest documentation http://www.gsitechnology.com.
Sleep Mode
During normal operation, must pulled low, either user it's internal pull down resistor. When pulled high, SRAM will enter Power Sleep mode after cycles. this time, internal state SRAM preserved. When returns low, SRAM operates normally after recovery time. Sleep mode current, power-down mode which device deselected current reduced ISB2. duration Sleep mode dictated length time high state. After entering Sleep mode, inputs except become disabled outputs High-Z asynchronous, active high input that causes device enter Sleep mode. When driven high, ISB2 guaranteed after time tZZI met. Because asynchronous input, pending operations operations progress properly completed asserted. Therefore, Sleep mode must initiated until valid pending operations completed. Similarly, when exiting Sleep mode during tZZR, only Deselect Read commands applied while SRAM recovering from Sleep mode.
Sleep Mode Timing Diagram
tZZH
tZZS
tZZR
Sleep
Designing Compatibility
SRAMs offer users configurable selection between Flow Through mode Pipelinemode signal found vendors offer this option, however most mark VDDQ pipelined parts flow through parts. SRAMs fully compatible with these sockets. Connect (NC) GSI's GS8160Z18/36 SRAM, Parity Error open drain output GSI's GS881Z18/36A SRAM, often marked power other vendor's compatible SRAMs. Specifically, marked VDDQ pipelined parts flow through parts. Users devices actually using ByteSafeparity feature want design board site with tied high through resistor Pipeline mode applications tied Flow Through mode applications order keep option non-configurable devices open.
Rev: 1.02 7/2002
12/32
2001, Giga Semiconductor, Inc.
Specifications cited subject change without notice. latest documentation http://www.gsitechnology.com.
Absolute Maximum Ratings
(All voltages reference VSS)
Symbol
VDDQ VI/O IOUT TSTG TBIAS
Description
Voltage Pins Voltage VDDQ Pins Voltage Clock Input Voltage Pins Voltage Other Input Pins Input Current Output Current Package Power Dissipation Storage Temperature Temperature Under Bias
Value
-0.5 -0.5 -0.5 -0.5 VDDQ +0.5 max.) -0.5 +0.5 max.) +/-20 +/-20
Unit
Note: Permanent damage device occur Absolute Maximum Ratings exceeded. Operation should restricted Recommended Operating Conditions. Exposure conditions exceeding Absolute Maximum Ratings, extended period time, affect reliability this component.
Rev: 1.02 7/2002
13/32
2001, Giga Semiconductor, Inc.
Specifications cited subject change without notice. latest documentation http://www.gsitechnology.com.
Power Supply Voltage Ranges Parameter
Supply Voltage Supply Voltage VDDQ Supply Voltage VDDQ Supply Voltage
Symbol
VDD3 VDD2 VDDQ3 VDDQ2
Min.
Typ.
Max.
Unit
Notes
Notes: part numbers Industrial Temperature Range versions character "I". Unless otherwise noted, performance specifications quoted evaluated worst case temperature range marked device. Input Under/overshoot voltage must VDDn+2 exceed maximum, with pulse width exceed tKC.
VDDQ3 Range Logic Levels Parameter
Input High Voltage Input Voltage VDDQ Input High Voltage VDDQ Input Voltage
Symbol
VIHQ VILQ
Min.
-0.3 -0.3
Typ.
Max.
VDDQ
Unit
Notes
Notes: part numbers Industrial Temperature Range versions character "I". Unless otherwise noted, performance specifications quoted evaluated worst case temperature range marked device. Input Under/overshoot voltage must VDDn+2 exceed maximum, with pulse width exceed tKC. VIHQ (max) voltage VDDQ pins plus
VDDQ2 Range Logic Levels Parameter
Input High Voltage Input Voltage VDDQ Input High Voltage VDDQ Input Voltage
Symbol
VIHQ VILQ
Min.
0.6*VDD -0.3 0.6*VDD -0.3
Typ.
Max.
0.3*VDD VDDQ 0.3*VDD
Unit
Notes
Notes: part numbers Industrial Temperature Range versions character "I". Unless otherwise noted, performance specifications quoted evaluated worst case temperature range marked device. Input Under/overshoot voltage must VDDn+2 exceed maximum, with pulse width exceed tKC. VIHQ (max) voltage VDDQ pins plus
Rev: 1.02 7/2002
14/32
2001, Giga Semiconductor, Inc.
Specifications cited subject change without notice. latest documentation http://www.gsitechnology.com.
Recommended Operating Temperatures Parameter
Ambient Temperature (Commercial Range Versions) Ambient Temperature (Industrial Range Versions)
Symbol
Min.
Typ.
Max.
Unit
Notes
Note: part numbers Industrial Temperature Range versions character "I". Unless otherwise noted, performance specifications quoted evaluated worst case temperature range marked device. Input Under/overshoot voltage must VDDn+2 exceed maximum, with pulse width exceed tKC.
Undershoot Measurement Timing
Overshoot Measurement Timing
Capacitance
25oC, MHZ,
Parameter
Input Capacitance Input/Output Capacitance Note: These parameters sample tested.
Symbol
CI/O
Test conditions
VOUT
Typ.
Max.
Unit
Package Thermal Characteristics Rating
Junction Ambient lfm) Junction Ambient lfm) Junction Case (TOP)
Layer Board
single four
Symbol
Unit
°C/W °C/W °C/W
Notes
Notes: Junction temperature function SRAM power dissipation, package thermal resistance, mounting board temperature, ambient. Temperature flow, board density, thermal resistance. SCMI G-38-87 Average thermal resistance between surface, SPEC-883, Method 1012.1
Rev: 1.02 7/2002
15/32
2001, Giga Semiconductor, Inc.
Specifications cited subject change without notice. latest documentation http://www.gsitechnology.com.
Test Conditions Parameter
Input high level Input level Input slew rate Input reference level Output reference level
Conditions
V/ns VDD/2 VDDQ/2
Output load Fig. Notes: Include scope capacitance. Test conditions specified with output loading shown Fig. unless otherwise noted. Device deselected defined Truth Table.
Output Load VDDQ/2 Distributed Test Capacitance 30pF*
Electrical Characteristics Parameter
Input Leakage Current (except mode pins) Input Current Input Current Output Leakage Current Output High Voltage Output High Voltage Output Voltage
Symbol
IIN1 IIN2 VOH2 VOH3
Test Conditions
Output Disable, VOUT VDDQ 2.375 VDDQ 3.135
-100
Rev: 1.02 7/2002
16/32
2001, Giga Semiconductor, Inc.
Specifications cited subject change without notice. latest documentation http://www.gsitechnology.com.
Operating Currents
-250 Mode Symbol 70°C 85°C Unit
-225 70°C 85°C 85°C 85°C 85°C 85°C 70°C 70°C 70°C 70°C
-200
-166
-150
-133
Rev: 1.02 7/2002 Pipeline (x36) Flow Through Pipeline (x18) Flow Through IDDQ IDDQ IDDQ IDDQ IDDQ Pipeline (x36) Flow Through Pipeline (x18) Flow Through Pipeline Flow Through Pipeline Flow Through IDDQ IDDQ IDDQ
Parameter
Test Conditions
Operating Current
Device Selected; other inputs Output open
17/32
Operating Current
Device Selected; other inputs Output open
Specifications cited subject change without notice. latest documentation http://www.gsitechnology.com.
Standby Current
Deselect Current
Device Deselected; other inputs
2001, Giga Semiconductor, Inc.
Notes: IDDQ apply combination VDD3, VDD2, VDDQ3, VDDQ2 operation. parameters listed worst case scenario.
Electrical Characteristics
Parameter Clock Cycle Time Clock Output Valid Pipeline Clock Output Invalid Clock Output Low-Z Setup time Hold time Clock Cycle Time Clock Output Valid Flow Through Clock Output Invalid Clock Output Low-Z Setup time Hold time Clock HIGH Time Clock Time Clock Output High-Z Output Valid output Low-Z output High-Z setup time hold time recovery Symbol tKQX tLZ1 tKQX tLZ1 tHZ1 tOLZ1 tOHZ1 tZZS2 tZZH2 tZZR -250 -225 -200 -166 -150 -133 Unit
Notes: These parameters sampled 100% tested. asynchronous signal. However, order recognized given clock cycle, must meet specified setup hold times specified above.
Rev: 1.02 7/2002
18/32
2001, Giga Semiconductor, Inc.
Specifications cited subject change without notice. latest documentation http://www.gsitechnology.com.
Pipeline Mode Read/Write Cycle Timing
A0-An
tKQLZ tKQHZ
tGLQV
tKHQZ
DQA-DQD
D(A1)
D(A2)
(A2+1)
Q(A3)
Q(A4)
(A4+1)
D(A5)
Q(A6)
tOEHZ
tOELZ
tKQX
COMMAND
Write D(A1)
Write D(A2)
BURST Read Q(A3) Write D(A2+1)
Read Q(A4)
BURST Read Q(A4+1)
Write D(A5)
Read Q(A6)
Write D(A7)
DESELECT
DON'T CARE
UNDEFINED
*Note: High (False)
Rev: 1.02 7/2002
19/32
2001, Giga Semiconductor, Inc.
Specifications cited subject change without notice. latest documentation http://www.gsitechnology.com.
Pipeline Mode No-Op, Stall Deselect Timing
A0-An
tKHQZ
D(A1)
Q(A2)
Q(A3)
D(A4)
Q(A5)
tKQHZ
COMMAND
Write D(A1)
Read Q(A2)
STALL
Read Q(A3)
Write D(A4)
STALL
Read Q(A5)
DESELECT CONTINUE
DESELECT
DON'T CARE
UNDEFINED
*Note: High (False)
Rev: 1.02 7/2002
20/32
2001, Giga Semiconductor, Inc.
Specifications cited subject change without notice. latest documentation http://www.gsitechnology.com.
Flow Through Mode Read/Write Cycle Timing
A0-An
tKQLZ
tKQHZ
tGLQV tKHQZ
D(A1)
D(A2)
(A2+1)
Q(A3)
Q(A4)
(A4+1)
D(A5)
Q(A6)
tOEHZ
tOELZ
tKQX
COMMAND
Write D(A1)
Write D(A2)
BURST Read Q(A3) Write D(A2+1)
Read Q(A4)
BURST Read Q(A4+1)
Write D(A5)
Read Q(A6)
Write D(A7)
DESELECT
DON'T CARE
UNDEFINED
*Note: High (False)
Rev: 1.02 7/2002
21/32
2001, Giga Semiconductor, Inc.
Specifications cited subject change without notice. latest documentation http://www.gsitechnology.com.
Flow Through Mode No-Op, Stall Deselect Timing
A0-An
tKHQZ
D(A1)
Q(A2)
Q(A3)
D(A4)
Q(A5)
tKQHZ
COMMAND
Write D(A1)
Read Q(A2)
STALL
Read Q(A3)
Write D(A4)
STALL
Read Q(A5)
DESELECT
CONTINUE DESELECT
DON'T CARE
UNDEFINED
*Note: High (False)
Rev: 1.02 7/2002
22/32
2001, Giga Semiconductor, Inc.
Specifications cited subject change without notice. latest documentation http://www.gsitechnology.com.
JTAG Port Operation
Overview
JTAG Port this operates manner that compliant with IEEE Standard 1149.1-1990, serial boundary scan interface standard (commonly referred JTAG). JTAG Port input interface levels scale with VDD. JTAG output drivers powered VDDQ.
Disabling JTAG Port
possible this device without utilizing JTAG port. port reset power-up will remain inactive unless clocked. TCK, TDI, designed with internal pull-up circuits.To assure normal operation with JTAG Port unused, TCK, TDI, left floating tied either VSS. should left unconnected.
JTAG Descriptions
Name
Test Clock Test Mode Select
Description
Clocks events. inputs captured rising edge outputs propagate from falling edge TCK. input sampled rising edge TCK. This command input controller state machine. undriven input will produce same result logic input level. input sampled rising edge TCK. This input side serial registers placed between TDO. register placed between determined state Controller state machine instruction that currently loaded Instruction Register (refer Controller State Diagram). undriven will produce same result logic input level.
Test Data
Test Data
Output that active depending state state machine. Output changes response falling edge TCK. This output side serial registers placed between TDO.
Note: This device does have TRST (TAP Reset) pin. TRST optional IEEE 1149.1. Test-Logic-Reset state entered while held high five rising edges TCK. Controller also reset automaticly power-up.
JTAG Port Registers
Overview
various JTAG registers, refered Test Access Port orTAP Registers, selected (one time) sequences applied strobed. Each Registers serial shift register that captures serial input data rising edge pushes serial data next falling edge TCK. When register selected, placed between pins.
Instruction Register
Instruction Register holds instructions that executed controller when moved into Run, Test/Idle, various data register states. Instructions bits long. Instruction Register loaded when placed between pins. Instruction Register automatically preloaded with IDCODE instruction power-up whenever controller placed Test-Logic-Reset state.
Bypass Register
Bypass Register single register that placed between TDO. allows serial test data passed through RAM's JTAG Port another device scan chain with little delay possible. Rev: 1.02 7/2002 23/32 2001, Giga Semiconductor, Inc.
Specifications cited subject change without notice. latest documentation http://www.gsitechnology.com.
Boundary Scan Register
Boundary Scan Register collection flip flops that preset logic level found RAM's input pins. flip flops then daisy chained together levels found shifted serially JTAG Port's pin. Boundary Scan Register also includes number place holder flip flops (always logic relationship between device pins bits Boundary Scan Register described Scan Order Table following. Boundary Scan Register, under control Controller, loaded with contents RAMs ring when controller Capture-DR state then placed between pins when controller moved Shift-DR state. SAMPLE-Z, SAMPLE/PRELOAD EXTEST instructions used activate Boundary Scan Register.
JTAG Block Diagram
Bypass Register
Instruction Register Code Register
Boundary Scan Register
Test Access Port (TAP) Controller
Identification (ID) Register
Register 32-bit register that loaded with device vendor specific 32-bit code when controller Capture-DR state with IDCODE command loaded Instruction Register. code loaded from 32-bit on-chip ROM. describes various attributes indicated below. register then placed between pins when controller moved into Shift-DR state. register first reach when shifting begins.
Register Contents
Presence Register
Revision Code
Used
Configuration
Technology JEDEC Vendor Code
Rev: 1.02 7/2002
24/32
2001, Giga Semiconductor, Inc.
Specifications cited subject change without notice. latest documentation http://www.gsitechnology.com.
Controller Instruction
Overview
There classes instructions defined Standard 1149.1-1990; standard (Public) instructions, device specific (Private) instructions. Some Public instructions mandatory 1149.1 compliance. Optional Public instructions must implemented prescribed ways. this device used monitor input pads, used load address, data control signals into preload buffers. When controller placed Capture-IR state least significant bits instruction register loaded with When controller moved Shift-IR state Instruction Register placed between TDO. this state desired instruction serially loaded through input (while previous contents shifted TDO). instructions, executes newly loaded instructions only when controller moved Update-IR state. instruction this device listed following table.
JTAG Controller State Diagram
Test Logic Reset
Test Idle
Select
Select
Capture
Capture
Shift
Shift
Exit1
Exit1
Pause
Pause
Exit2
Exit2
Update
Update
Instruction Descriptions
BYPASS When BYPASS instruction loaded Instruction Register Bypass Register placed between TDO. This occurs when controller moved Shift-DR state. This allows board level scan path shortened facilitate testing other devices scan path.
Rev: 1.02 7/2002
25/32
2001, Giga Semiconductor, Inc.
Specifications cited subject change without notice. latest documentation http://www.gsitechnology.com.
SAMPLE/PRELOAD SAMPLE/PRELOAD Standard 1149.1 mandatory public instruction. When SAMPLE PRELOAD instruction loaded Instruction Register, moving controller into Capture-DR state loads data RAMs input buffers into Boundary Scan Register. Boundary Scan Register locations associated with input pin, loaded with default state identified Boundary Scan Chain table this section datasheet. Because clock independent from Clock (TCK) possible attempt capture ring contents while input buffers transition (i.e. metastable state). Although allowing sample metastable inputs will harm device, repeatable results cannot expected. input signals must stabilized long enough meet TAPs input data capture set-up plus hold time (tTS plus tTH). RAMs clock inputs need paused other operation except capturing ring contents into Boundary Scan Register. Moving controller ShiftDR state then places boundary scan register between pins. EXTEST EXTEST IEEE 1149.1 mandatory public instruction. executed whenever instruction register loaded with logic EXTEST command does block override RAM's input pins; therefore, RAM's internal state still determined input pins. Typically, Boundary Scan Register loaded with desired pattern data with SAMPLE/PRELOAD command. Then EXTEST command used output Boundary Scan Register's contents, parallel, RAM's data output drivers falling edge when controller Update-IR state. Alternately, Boundary Scan Register loaded parallel using EXTEST command. When EXTEST instruction selected, sate RAM's input pins, well default values Scan Register locations associated with pin, transferred parallel into Boundary Scan Register rising edge Capture-DR state, RAM's output pins drive value Boundary Scan Register location with which each output associated. IDCODE IDCODE instruction causes loaded into register when controller Capture-DR mode places register between pins Shift-DR mode. IDCODE instruction default instruction loaded power time controller placed Test-Logic-Reset state. SAMPLE-Z SAMPLE-Z instruction loaded instruction register, outputs forced inactive drive state (high-Z) Boundary Scan Register connected between when controller moved Shift-DR state. These instructions Reserved Future Use. this device they replicate BYPASS instruction.
Rev: 1.02 7/2002
26/32
2001, Giga Semiconductor, Inc.
Specifications cited subject change without notice. latest documentation http://www.gsitechnology.com.
JTAG Instruction Summary
Instruction
EXTEST IDCODE SAMPLE-Z SAMPLE/ PRELOAD BYPASS
Code
Description
Places Boundary Scan Register between TDO. Preloads Register places between TDO. Captures ring contents. Places Boundary Scan Register between TDO. Forces output drivers High-Z. this instruction; Reserved Future Use. Replicates BYPASS instruction. Places Bypass Register between TDO. Captures ring contents. Places Boundary Scan Register between TDO. private instruction. this instruction; Reserved Future Use. Replicates BYPASS instruction. Places Bypass Register between TDO. Places Bypass Register between TDO.
Notes
Notes: Instruction codes expressed binary, left, right. Default instruction automatically loaded power-up test-logic-reset state.
Rev: 1.02 7/2002
27/32
2001, Giga Semiconductor, Inc.
Specifications cited subject change without notice. latest documentation http://www.gsitechnology.com.
JTAG Port Recommended Operating Conditions Characteristics Parameter
Test Port Input High Voltage Test Port Input Voltage Test Port Input High Voltage Test Port Input Voltage TMS, Input Leakage Current TMS, Input Leakage Current Output Leakage Current Test Port Output High Voltage Test Port Output Voltage Test Port Output CMOS High Test Port Output CMOS
Symbol
VIHJ3 VILJ3 VIHJ2 VILJ2 IINHJ IINLJ IOLJ VOHJ VOLJ VOHJC VOLJC
Min.
-0.3 VDD2 -0.3 -300 VDDQ
Max.
VDD3 +0.3 VDD2 +0.3 VDD2
Unit Notes
Notes: Input Under/overshoot voltage must VDDn exceed maximum, with pulse width exceed tTKC. VILJ VDDn VILJn Output Disable, VOUT VDDn output driver served VDDQ supply. IOHJ IOLJ IOHJC -100 IOHJC +100
JTAG Port Test Conditions Parameter
Input high level Input level Input slew rate Input reference level Output reference level
Conditions
V/ns 1.25 1.25
JTAG Port Test Load
1.25
Distributed Test Capacitance
30pF*
Notes: Include scope capacitance. Test conditions shown unless otherwise noted.
Rev: 1.02 7/2002
28/32
2001, Giga Semiconductor, Inc.
Specifications cited subject change without notice. latest documentation http://www.gsitechnology.com.
JTAG Port Timing Diagram
tTKH tTKL tTKC
tTKQ
JTAG Port Electrical Characteristics
Parameter Cycle Time Valid High Pulse Width Pulse Width Time Hold Time Symbol tTKC tTKQ tTKH tTKL Unit
Boundary Scan (BSDL Files)
information regarding Boundary Scan Chain, obtain BSDL files this part, please contact Applications Engineering Department apps@gsitechnology.com.
Rev: 1.02 7/2002
29/32
2001, Giga Semiconductor, Inc.
Specifications cited subject change without notice. latest documentation http://www.gsitechnology.com.
TQFP Package Drawing
TQFP Package Drawing
Symbol Description Standoff Body Thickness Lead Width Lead Thickness Terminal Dimension Package Body Terminal Dimension Package Body Lead Pitch Foot Length Lead Length Coplanarity Lead Angle 0.45 Min. 0.05 1.35 0.20 0.09 21.9 19.9 15.9 13.9 22.0 20.0 16.0 14.0 0.65 0.60 1.00 0.10 0.75 Nom. 0.10 1.40 0.30 0.15 1.45 0.40 0.20 20.1 20.1 16.1 14.1
Notes: dimensions millimeters (mm). Package width length include mold protrusion.
1999.05.18
Rev: 1.02 7/2002
30/32
2001, Giga Semiconductor, Inc.
Specifications cited subject change without notice. latest documentation http://www.gsitechnology.com.
Ordering Information-GSI Synchronous SRAM
512K 512K 512K 512K 512K 512K 256K 256K 256K 256K 256K 256K 512K 512K 512K 512K 512K 512K 256K 256K 256K 256K 256K 256K
Part Number1
GS881Z18AT-250 GS881Z18AT-225 GS881Z18AT-200 GS881Z18AT-166 GS881Z18AT-150 GS881Z18AT-133 GS881Z36AT-250 GS881Z36AT-225 GS881Z36AT-200 GS881Z36AT-166 GS881Z36AT-150 GS881Z36AT-133 GS881Z18AT-250I GS881Z18AT-225I GS881Z18AT-200I GS881Z18AT-166I GS881Z18AT-150I GS881Z18AT-133I GS881Z36AT-250I GS881Z36AT-225I GS881Z36AT-200I GS881Z36AT-166I GS881Z36AT-150I GS881Z36AT-133I
Type
Pipeline/Flow Through Pipeline/Flow Through Pipeline/Flow Through Pipeline/Flow Through Pipeline/Flow Through Pipeline/Flow Through Pipeline/Flow Through Pipeline/Flow Through Pipeline/Flow Through Pipeline/Flow Through Pipeline/Flow Through Pipeline/Flow Through Pipeline/Flow Through Pipeline/Flow Through Pipeline/Flow Through Pipeline/Flow Through Pipeline/Flow Through Pipeline/Flow Through Pipeline/Flow Through Pipeline/Flow Through Pipeline/Flow Through Pipeline/Flow Through Pipeline/Flow Through Pipeline/Flow Through
Package
TQFP TQFP TQFP TQFP TQFP TQFP TQFP TQFP TQFP TQFP TQFP TQFP TQFP TQFP TQFP TQFP TQFP TQFP TQFP TQFP TQFP TQFP TQFP TQFP
Speed2 (MHz/ns)
250/5.5 225/6 200/6.5 166/7 150/7.5 133/8.5 250/5.5 225/6 200/6.5 166/7 150/7.5 133/8.5 250/5.5 225/6 200/6.5 166/7 150/7.5 133/8.5 250/5.5 225/6 200/6.5 166/7 150/7.5 133/8.5
Status
Notes: Customers requiring delivery Tape Reel should character part number. Example: GS881Z36A-150IT. speed column indicates cycle frequency (MHz) device Pipeline mode latency (ns) Flow Through mode. Each device Pipeline/Flow through mode-selectable user Commercial Temperature Range. Industrial Temperature Range. offers other versions this type device many different configurations with variety different features, only some which covered this data sheet. Technology site (www.gsitechnology.com) complete listing current offerings
Rev: 1.02 7/2002
31/32
2001, Giga Semiconductor, Inc.
Specifications cited subject change without notice. latest documentation http://www.gsitechnology.com.
Sync SRAM Datasheet Revision History
DS/DateRev. Code: Old; 881Z18A_r1 Types Changes Format Content Page;Revisions;Reason Creation datasheet Updated Characteristics table Updated power numbers Updated references from Removed ByteSafe references Changed Updated recovery time diagram Updated Test Conditions table removed Output Load diagram Removed Preliminary banner Removed locations from description table Removed table
881Z18A_r1; 881Z18A_r1_01
Content
881Z18A_r1_01; 881Z18A_r1_02
Content
Rev: 1.02 7/2002
32/32
2001, Giga Semiconductor, Inc.
Specifications cited subject change without notice. latest documentation http://www.gsitechnology.com.

Supplemental Datasheet Information This supplemental information

Top Searches for this datasheet

Other recent searches