Monolithic Construction 14-Bit Resolution 0.003% Non-Linearity Four-Qu

The Datasheet Archive - 100 Million Datasheets from 7500 Manufacturers.

Monolithic Construction 14-Bit Resolution 0.003% Non-Linearity Four-Qu

Datasheet Thumbnail

Top Searches for this datasheet

HS3140/SP7514 14-Bit Multiplying DACs
Monolithic Construction 14-Bit Resolution 0.003% Non-Linearity Four-Quadrant Multiplication Latch-up Protected Power 30mW Single +15V Power Supply
DESCRIPTION. SP7514 HS3140 precision 14-bit multiplying DACs, that provide four-quadrant multiplication. Both parts accept both reference voltages. SP7514 available commercial industrial temperature ranges, packaged 20-pin SOIC. HS3140 available commercial military temperature ranges, packaged 20-pin side-brazed DIP.
EQUAL SECTIONS
SP7514, HS3140 SP7514
OUT2
DECODE FEEDBACK SWITCHES SHOWN HIGH STATE OUT1
(MSB)
HS3140/SP7514
HS3140/SP7514 14-Bit Multiplying DACs
Copyright 2000 Sipex Corporation
SPECIFICATIONS
(Typical 25°C, nominal power supply, VREF +10V, unipolar unless otherwise noted)
PARAMETER DIGITAL INPUT Resolution 2-Quad, Unipolar Coding 4-Quad, Bipolar Coding Logic Compatibility Input Current REFERENCE INPUT Voltage Range Input Impedance ANALOG OUTPUT Scale Factor Scale Factor Accuracy Output Leakage Output Capacitance COUT inputs high COUT inputs COUT inputs high COUT inputs STATIC PERFORMANCE Integral Linearity SP7514KN/BN, HS3140-4 SP7514JN/AN, HS3140-3 Differential Linearity SP7514KN/BN, HS3140-4 SP7514JN/AN, HS3140-3 Monotonicity SP7514KN/BN, HS3140-4 SP7514JN/AN, HS3140-3 STABILITY Scale Factor Integral Linearity Differential Linearity Monotonicity Temp. Range SP7514JN/KN, HS3140C SP7514AN/BN HS3140B DYNAMIC PERFORMANCE Digital Small Signal Settling Digital Full Scale Settling Reference Feedthrough Error 1kHz 10kHz Reference Input Bandwidth POWER SUPPLY (VDD) Operating Voltage Voltage Range Current Rejection Ratio
MIN.
TYP.
MAX.
UNITS Bits
CONDITIONS
Binary Offset Binary CMOS,
9.75
KOhms µA/VREF
Note
Note
3.25
Note Note
±0.003 ±0.006 ±0.003 ±0.006
±0.006 ±0.012 ±0.006 ±0.012
Note Note %FSR
Guaranteed bits Guaranteed bits 0.005 FSR/°C FSR/°C FSR/°C (VREF 20Vpp) (TMIN TMAX) Note
+125
Note
HS3140/SP7514
HS3140/SP7514 14-Bit Multiplying DACs
Copyright 2000 Sipex Corporation
SPECIFICATIONS (continued)
(Typical 25°C, nominal power supply, VREF +10V, unipolar unless otherwise noted)
PARAMETER MIN. TYP. MAX. ENVIRONMENTAL MECHANICAL Operating Temperature SP7514JN/KN SP7514AN/BN HS3140-C HS3140-B +125 HS3140-B/883 +125 Storage Temperature +150 Package SP7514_N 20-pin SOIC HS3140 20-pin Side-Brazed
UNITS
CONDITIONS
Notes: Digital input voltage must exceed supply voltage below -0.5V <0.8V; 2.4V VDD. R6758-1 fixed reference applications Using internal feedback resistor external amp. Scale Factor adjusted externally variable resistors series with reference input and/or series internal feedback resistor. Please refer Applications Information section. 25°C; output leakage current will create offset voltage external amps output. doubles every 10°C temperature increase. Integral Linearity measured arithmetic mean value magnitudes greatest positive deviation greatest negative deviation from theoretical value given input combination. Differential Linearity deviation output step form theoretical value 1LSB adjacent digital input codes. 25°C, output leakage current will create offset voltage output. doubles every 10°C temperature increase. Using internal feedback resistor external amp. series 470ohm resistor limit start-up current.
CHARACTERISTIC CURVES
(Typical 25°C, 15VDC, VREF 10VDC, unless otherwise noted)
INTEGRAL LINEARITY ERROR
0.048
LINEARITY ERROR
0.024
0.012 0.006 0.003 0.01 -VOLTS
BITS
Integral Linearity Error Reference Voltage
0.048%
VOS-mV
LINEARITY
Additional Linearity Error Output-Amplifier Offset-Voltage (VREF 10V)
0.024%
0.01
0.012% 0.006% 0.003%
0.008
GAIN CHANGE
-VOLTS
0.006
Linearity Supply Voltage
0.004
0.002
-VOLTS
-VOLTS
Gain Change Supply Voltage Power Supply Current Voltage
HS3140/SP7514
HS3140/SP7514 14-Bit Multiplying DACs
Copyright 2000 Sipex Corporation
ASSIGNMENTS. Current Output Current Output Ground. DB13 MSB, Data DB12 Data DB11 Data DB10 Data Data Data Data Data Data Data Data Data Data LSB, Data Positive Supply Voltage. VREF Reference Voltage Input. Feedback Resistor.
PRINCIPLES OPERATION SP7514/HS3140 achieve high accuracy using decoded segmented scheme implement this function. following brief description this approach. most common technique building converter bits switches turn current voltage sources off. switches sources designed that each switch contributes twice much converter's output preceding bit. This technique commonly known binary weighting allows n-bit converter generate output levels turning proper combination bits. such binary-weighted converter, switch with smallest contribution (the LSB) accounts only converter's full-scale value. Similarly, switch with largest contribution (the MSB) accounts half converter's full-scale output. Thus easy that given percent change will have greater effect converter's output than would similar percent change LSB. example, change converter would only affect output 0.001% full-scale. change same converter would affect output 0.5% FSR. order overcome problem which results from large weighting MSB, MSB's decoded three equally weighted sources. Table shows that combinations MSB's converter result four output levels. replacing MSB's with three bits equally weighted full-scale decoding digital inputs into three lines which drive equally weighted bits, same functional performance obtained. Thus replacing switches conventional converter with three switches properly decoded, contribution switch reduced from 1/4. This reduction sensitivity also reduces
FEATURES. SP7514 HS3140 precision 14-bit multiplying DACs. DACs implemented onechip CMOS circuit with resistor ladder network. Three output lines provided DACs allow unipolar bipolar output connection with minimum external components. feedback resistor internal. resistor ladder network termination externally available, thus eliminating external resistor offset bipolar mode. SP7514 available commercial industrial temperature ranges, packaged 20-pin SOIC. HS3140 available commercial military temperature ranges, packaged 20-pin side-brazed DIP. product processed screened requirements MIL-M- 38510 MIL-STD-883C, please consult factory (HS3140B only).
HS3140/SP7514
VREF
Figure SP7514/HS3140 Equivalent Output Circuit
HS3140/SP7514 14-Bit Multiplying DACs Copyright 2000 Sipex Corporation
1(MSB)
Output Full-Scale Full-Scale Full-Scale
RFEEDBACK
Table Contribution MSB's
DIGITAL INPUTS
SP7514 HS3140
accuracy required switch given overall converter accuracy. With decoded converter described above, change converter's switches will affect output more than 0.25% full-scale compared 0.5% conventional converter. other words conventional converter made less sensitive quality individual bits decoding. SP7514/HS3140 first four MSB's decoded into levels which drive equally weighted current sources. sensitivity each switch output reduced factor Each sources contributes 6.25% output change rather than change common approach. Following decoded section standard binary weighted R-2R approach used. This divides each levels 6.25% F.S.) into 4096 discrete levels (the LSB's). Output Capacitance SP7514/HS3140 have very output capacitance (CO). This specified both with switches switches OFF. Output capacitance varies from 50pF 100pF over input codes. This capacitance part decoding technique used. Smaller switches used with resulting less capacitance. Three important system characteristics affected namely digital feedthrough, TRANSFER FUNCTION (N=14)
BINARY INPUT UNIPOLAR OUTPUT BIPOLAR OUTPUT 111.111 100.001 100.000 011.111 000.001 000.000 -VREF 2-N) -VREF (1/2
Figure Unipolar Operation
settling time, bandwidth. output equivalent circuit represented shown Figure Digital feedthrough change analog output toggling conditions converter input data lines when analog input VREF SP7514/HS3140 very therefore will yield digital feedthrough. Inputs buffered. This input latch with microprocessor control shown Figure Settling time directly affected Figure combines with pole open loop response, reducing bandwidth causing excessive phase shift which could result ringing and/or oscillation. feedback capacitor, must added restore stability. Even with there still zero-pole mismatch RiCO which code dependent. This code dependent mismatch minimized when CORi RfCf. However must made larger compensate worst case RiCO resulting reduced bandwidth increased settling time. With SP7514/HS3140, small values must used.
FEEDBACK DIGITAL INPUTS
SP7514 HS3140
-VREF -VREF VREF VREF VREF
-VREF -VREF (1/2 2-N) -VREF
OUT1 OP-07
Table Transfer Function
HS3140/SP7514
Figure Bipolar Operation
HS3140/SP7514 14-Bit Multiplying DACs Copyright 2000 Sipex Corporation
VREF MAX)
VREF VOUT (1-2 UNIPOLAR MODE (2-QUADRANT)
74273
74LS138 BDSEL LATCHES
SP7514/ SP7514/ 7516 HS3140
74273
Using LF441A amplifier (low power pinout) Specified offset: 0.5mV Temperature coefficient input offset: 10µV/°C (0°C 70°C) 0.5mV (70µV)10 1.2mV Add'l nonlinearity (max.) 1.2mV 0.065mV/mV 78µV (1/2 Bits) Where: 78µV Bits (10V range)
ADDRESS DECODER
Figure Microprocessor Interface SP7514/HS3140
Resistor added, this will parallel decreasing effective resistance. reduced bandwidth will increased settling time decreased. However system penalty lowering increase noise gain. trade-off noise settling time. added then large value (1µF greater) non-polarized capacitor should added series with eliminate drifts. settling time important, eliminate adjust prevent overshoot. Output Offset most applications, output into amplifier convert DAC's current output voltage. little known commonly discussed parameter linearity error versus offset voltage output amplifier. CMOS DAC's must operate into virtual ground, i.e., summing junction amp. amplifier's offset from amplifier will appear error output (which related LSB's error). Most CMOS DAC's currently available implemented using R-2R ladder network. formula nonlinearity typically 0.67mV/mVOS (not derived here). However SP7516 coefficient only 0.065mV/mVOS. This decoding technique described earlier. CMOS applications notes (including this one) always show potentiometer used null amplifier's offset. amplifier chosen having `pretrimmed' offset possible eliminate this component. Consider following calculations:
above configuration, SP7514/HS3140 used divide analog signal digital code (i.e. digitally controlled gain). transfer function given Table where value each Division "0"s undefined causes saturate. Applications Information Unipolar Operation Figure shows interconnections unipolar operation. Connect shown diagram. (Pin (Pin (Pin Ground (Pin shown, series resistor recommended supply line limit current during `turn-on'. maintain specified linearity, external amplifiers must zeroed. Apply "ZEROES" digital input adjust VOUT 1mV. SP7514 HS3140 have been used successfully with OP-07, OP-27 LF441A. high speed applications SP2525 recommended. Bipolar Operation Figure shows interconnections bipolar operation. Connect IO1, IO2, FB1, FB3, shown diagram. LDTR IO2. shown, series resistor recommended supply line limit current during `turn-on. maintain specified linearity, external amplifiers must zeroed. This best done with VREF zero and, register loaded with 10.0 (MSB R0S1 R0S2 VOUT VREF +10V adjust VOUT Grounding Connect pins system analog ground this digital ground. unused input pins must grounded.
HS3140/SP7514
HS3140/SP7514 14-Bit Multiplying DACs
Copyright 2000 Sipex Corporation
ORDERING INFORMATION
Model Monotonicity Temperature Range Package Double-Buffered 12-Bit Multiplying HS3140C-3Q 13-Bit +70°C 20-pin, 0.3" Side-Brazed HS3140B-3Q 13-Bit -55°C +125°C 20-pin, 0.3" Side-Brazed HS3140B-3/883 13-Bit -55°C +125°C 20-pin, 0.3" Side-Brazed HS3140C-4Q 14-Bit +70°C 20-pin, 0.3" Side-Brazed HS3140B-4Q 14-Bit -55°C +125°C 20-pin, 0.3" Side-Brazed HS3140B-4/883 14-Bit -55°C +125°C 20-pin, 0.3" Side-Brazed SP7514JN SP7514KN SP7514AN SP7514BN 13-Bit 14-Bit 13-Bit -40°C 14-Bit -40°C +70°C +70°C +85°C +85°C 20-pin, 20-pin, 20-pin, 20-pin, 0.3" 0.3" 0.3" 0.3"
SOIC SOIC SOIC SOIC
Corporation
SIGNAL PROCESSING EXCELLENCE
Sipex Corporation Headquarters Sales Office Linnell Circle Billerica, 01821 TEL: (978) 667-8700 FAX: (978) 670-9001 e-mail: sales@sipex.com Sales Office South Hillview Drive Milpitas, 95035 TEL: (408) 934-7500 FAX: (408) 935-7600
Sipex Corporation reserves right make changes products described herein. Sipex does assume liability arising application product circuit described hereing; neither does convey license under patent rights rights others.
HS3140/SP7514
HS3140/SP7514 14-Bit Multiplying DACs
Copyright 2000 Sipex Corporation

Monolithic Construction 14-Bit Resolution 0.003% Non-Linearity Four-Qu

Top Searches for this datasheet

Other recent searches